2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No
DOI: 10.1109/iscas.2000.857119
|View full text |Cite
|
Sign up to set email alerts
|

A current-mode CMOS loser-take-all with minimum function for neural computations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
6
0

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(7 citation statements)
references
References 10 publications
1
6
0
Order By: Relevance
“…An analog voltage-mode implementation using the binary relation inference network (BRIN) [10] for solving the dynamic programming was previously reported. In line with the previous work, with a simpler and more effective currentmode design using only loser-take-all (LTA or min) circuits [5], [14] previously developed for neural-fuzzy systems, to solve the shortest path problem.…”
Section: A Current-mode Implementationsupporting
confidence: 67%
“…An analog voltage-mode implementation using the binary relation inference network (BRIN) [10] for solving the dynamic programming was previously reported. In line with the previous work, with a simpler and more effective currentmode design using only loser-take-all (LTA or min) circuits [5], [14] previously developed for neural-fuzzy systems, to solve the shortest path problem.…”
Section: A Current-mode Implementationsupporting
confidence: 67%
“…Previous efforts to reduce this high voltage requirement have been made. In [2] using SOI technology, an extra complementary source follower stage is introduced in each cell loop; this fact allows the circuit to work as a Loser Take All (LTA) with a reduction on the voltage requirement. Nevertheless, the limited gain ∼0.8 of source followers reduces the loop gain of the cell in this approach, so, there is just a marginal improvement on accuracy over the original Lazzaro's circuit.…”
Section: Lazzaro's Wtamentioning
confidence: 99%
“…In some cases such as FLC, to increase the controllability of circuit, two operations are required. Using circuits of WTA circuit to obtain Max operation [6,11,18,21] and subtract from fixed value to obtain LTA and Min operation [4,6,18,19] loose the accuracy and DC range of input [5]. The analog subtraction causes loss of accuracy and limits the input current to the value of a fixed reference, moreover, it needs large number of MOS transistors, which increases the area and power consumption [24].…”
Section: Introductionmentioning
confidence: 99%