Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition (DATE), 2015 2015
DOI: 10.7873/date.2015.1068
|View full text |Cite
|
Sign up to set email alerts
|

A Defect-Aware Reconfigurable Cache Architecture for Low-Vccmin DVFS-Enabled Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2016
2016
2024
2024

Publication Types

Select...
3
3

Relationship

1
5

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 0 publications
0
3
0
Order By: Relevance
“…The work in [14] addresses the latter issue by combining the functionality of a typical spare cache [20] with the functionality of a victim cache [10]. Another recent work [13], called DARCA, presents an alternative usage of the redundant memory space. Instead of using the redundant elements for hosting the data and tag parts of the defective blocks (databased redundancy), DARCA devotes the extra storage to hold information (extra tag and status bits) to control how the cache data array stores and disambiguates the cached data (controlbased redundancy).…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…The work in [14] addresses the latter issue by combining the functionality of a typical spare cache [20] with the functionality of a victim cache [10]. Another recent work [13], called DARCA, presents an alternative usage of the redundant memory space. Instead of using the redundant elements for hosting the data and tag parts of the defective blocks (databased redundancy), DARCA devotes the extra storage to hold information (extra tag and status bits) to control how the cache data array stores and disambiguates the cached data (controlbased redundancy).…”
Section: Related Workmentioning
confidence: 99%
“…Therefore, it becomes critical to investigate new CFT techniques [13][14] [17] [22]. Obviously, these techniques have to be both lightweight and performance effective, especially when the target caches are close to the core (e.g., L1 caches).…”
Section: Introductionmentioning
confidence: 99%
“…However, a proper cache switching modelling is required to utilize this technique in real time. In [13], an efficient cache architecture is presented for DVFS-enabled devices top reduce the cache overhead in the cloud computing environment. This technique is capable of handling faults by changing associativity adaptively in the network.…”
Section: Related Workmentioning
confidence: 99%