1990
DOI: 10.1109/16.47780
|View full text |Cite
|
Sign up to set email alerts
|

A diagonal active-area stacked capacitor DRAM cell with storage capacitor on bit line

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

1991
1991
2005
2005

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…1, SN in diagonal cell array scheme, where active areas are tilted, can increase the minimum pitch of SN by approximately 50%, compared to conventional SN in straight cell array scheme. 11) Figure 2 shows the schematic diagram of active area, SN contact and SN in straight and diagonal cell array schemes, respectively. The minimum pitch of SN confines to the minimum pitch of the active area in straight cell array scheme, but the minimum pitch of SN can increase by tilting the active area in diagonal cell array scheme.…”
Section: Process Integration Of Robust Cylinder Capacitor With Diagon...mentioning
confidence: 99%
“…1, SN in diagonal cell array scheme, where active areas are tilted, can increase the minimum pitch of SN by approximately 50%, compared to conventional SN in straight cell array scheme. 11) Figure 2 shows the schematic diagram of active area, SN contact and SN in straight and diagonal cell array schemes, respectively. The minimum pitch of SN confines to the minimum pitch of the active area in straight cell array scheme, but the minimum pitch of SN can increase by tilting the active area in diagonal cell array scheme.…”
Section: Process Integration Of Robust Cylinder Capacitor With Diagon...mentioning
confidence: 99%