2013 IEEE Grenoble Conference 2013
DOI: 10.1109/ptc.2013.6652406
|View full text |Cite
|
Sign up to set email alerts
|

A digital phase-locked-loop for synchronization of single-phase sources with the utility grid

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2014
2014
2016
2016

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…8. The determination of the voltage Vc is performed by a digital phase-locked loop (PLL) as proposed by the authors in [5]. From the previous experience of the authors on this topic a digital PLL demonstrates more robustness if compared with other techniques like Park and Clark decomposition when the involved signals have a significant distortion on their waveforms.…”
Section: The Proposed Electronic Synchronizermentioning
confidence: 99%
“…8. The determination of the voltage Vc is performed by a digital phase-locked loop (PLL) as proposed by the authors in [5]. From the previous experience of the authors on this topic a digital PLL demonstrates more robustness if compared with other techniques like Park and Clark decomposition when the involved signals have a significant distortion on their waveforms.…”
Section: The Proposed Electronic Synchronizermentioning
confidence: 99%
“…Notch filters are proposed for this purpose. Moving Average Filtering technique (MAF) is widely used because of its low required computations, simple digital implementation and effectiveness [4]- [11]. Nonetheless, it limits the response speed, considerably.…”
Section: Introductionmentioning
confidence: 99%