2021
DOI: 10.1109/tcsi.2021.3085214
|View full text |Cite
|
Sign up to set email alerts
|

A Fast and Fully Parallel Analog CMOS Solver for Nonlinear PDEs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(5 citation statements)
references
References 53 publications
0
5
0
Order By: Relevance
“…As other works have shown, despite generally lower precision, analog computations can be orders of magnitude faster and more power efficient than those on even the best digital computers [17], [18], [30], [37]. This is largely attributable to the parallel architecture of ACs, which allows for multiple computations to be performed concurrently; this feature contrasts with the inherently sequential algorithms executed on digital devices, where parallel computing (i.e.…”
Section: Discussionmentioning
confidence: 96%
See 3 more Smart Citations
“…As other works have shown, despite generally lower precision, analog computations can be orders of magnitude faster and more power efficient than those on even the best digital computers [17], [18], [30], [37]. This is largely attributable to the parallel architecture of ACs, which allows for multiple computations to be performed concurrently; this feature contrasts with the inherently sequential algorithms executed on digital devices, where parallel computing (i.e.…”
Section: Discussionmentioning
confidence: 96%
“…This is largely attributable to the parallel architecture of ACs, which allows for multiple computations to be performed concurrently; this feature contrasts with the inherently sequential algorithms executed on digital devices, where parallel computing (i.e. running multiple processing units simultaneously) may be of limited benefit in solving multidimensional problems with a large degree of inter-variable coupling [31], [36], [37].…”
Section: Discussionmentioning
confidence: 99%
See 2 more Smart Citations
“…Using this algorithm, the authors were able to demonstrate a four order of magnitude improvement in the die size required for a given computational performance. An alternative approach is presented in [32], where the authors choose to focus solely on non-linear PDEs. This restriction meant that the authors were able design a very simple, parallelizable circuit to find the solution to the PDE at any given point.…”
Section: Analog Computingmentioning
confidence: 99%