Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94
DOI: 10.1109/cicc.1994.379735
|View full text |Cite
|
Sign up to set email alerts
|

A fast single chip implementation of 8192 complex points FFT

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(5 citation statements)
references
References 9 publications
0
5
0
Order By: Relevance
“…The legacy fft, shown in figure 5, increases the number of integer bits by 2 for every radix 2 2 stage which is the worst case bit growth possible. 3 The SOPS technique is now applied to this design by modifying the scale factor (or equivalently the number of integer bits) at the different stages, while retaining the same complexity. The block diagram of the new design is shown in 6.…”
Section: A Rotated Fftmentioning
confidence: 99%
See 4 more Smart Citations
“…The legacy fft, shown in figure 5, increases the number of integer bits by 2 for every radix 2 2 stage which is the worst case bit growth possible. 3 The SOPS technique is now applied to this design by modifying the scale factor (or equivalently the number of integer bits) at the different stages, while retaining the same complexity. The block diagram of the new design is shown in 6.…”
Section: A Rotated Fftmentioning
confidence: 99%
“…In fixed point design, the usual technique to optimally scale the outputs at different stages is the Convergent Block Floating Point method (CBFP) [3]. In this method each of the N/r output streams are assigned a scale factor so as to optimally utilise the bit-widths before passing on to the next stage.…”
Section: Traditional Fft Designmentioning
confidence: 99%
See 3 more Smart Citations