A Fast-Transient Output Capacitor-Less Low-Dropout Regulator Using Active-Feedback and Current-Reuse Feedforward Compensation

Sung, Eun-Taek; Park, Sang Yong; Baek, Dong‐Hyun

doi:10.3390/en11030688

Cited by 9 publications

(5 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The OCL-LDO in [15] achieved both the wide bandwidth and the high DC gain by utilizing multiple feedback loops, at the expense of on-chip capacitance and quiescent current [16]. A fasttransient OCL-LDO using active-feedback and current-reuse feedforward compensation was presented in [17], but it also consumed a high quiescent current. Current efficiency, which refers to the ratio of load to input current, determines operational life in the world of portable electronics [18,19].…”

Section: Introductionmentioning

confidence: 99%

A Low-Power, Fast-Transient Output-Capacitorless LDO with Transient Enhancement Unit and Current Booster

Jiang

Wang

et al. 2022

Electronics

View full text Add to dashboard Cite

With the wide application of advanced portable devices, output-capacitorless low dropout regulators (OCL-LDO) are receiving increasing attention. This paper presents a low quiescent current OCL-LDO with fast transient response. A transient enhancement unit (TEU) is proposed as the output voltage-spike detection circuit. It enhances the transient response by improving the slew-rate at the gate of the power transistor. In addition, a current booster (CB), which consists of a current subtractor and a non-linear current mirror, is designed to improve the slew-rate further. The current subtractor increases the transconductances of the differential-input transistors to obtain a large slewing current, while the non-linear current mirror further boosts the current with no extra quiescent current consumption. The simulated results show that the proposed OCL-LDO is capable of supplying 100 mA load current while consuming 10.3 μA quiescent current. It regulates the output at 1 V from a supply voltage ranging from 1.2 to 1.8 V. When the load current is stepped from 1 mA to 100 mA in 100 ns, the OCL-LDO has attained a settling time of 190 ns, and the output voltage undershoot and overshoot are controlled under 110 mV.

show abstract

Section: Introductionmentioning

confidence: 99%

A Low-Power, Fast-Transient Output-Capacitorless LDO with Transient Enhancement Unit and Current Booster

Jiang

Wang

et al. 2022

Electronics

View full text Add to dashboard Cite

show abstract

“…Applications for three-stage OTAs include headphone amplifiers, liquid crystal display (LCD) drivers, low-dropout (LDO) linear regulators and capacitive MEMS sensors [3,[10][11][12][13]. Some applications (for example, MEMS and active matrix LCD) require the amplifier to drive very large capacitive loads [14] and others (e.g., headphone drivers and MEMS sensors) need the amplifier to be able to drive a wide range of load capacitors over several orders of magnitude [3,15].…”

Section: Introductionmentioning

confidence: 99%

“…Classical architectures relied on nested Miller compensation [2,7,[21][22][23][24][25][26][27] and it remains an attractive solution today [12,28]. Architectures that rely on reverse nested Miller provide an improved power efficiency [3,13,[29][30][31][32][33] but it has been recognized that nesting Miller capacitors leads to bulky and slow implementations and many architectures were devised to use a single Miller capacitor along with some ancillary compensation structures [4,11,14,[34][35][36][37][38][39][40][41][42][43][44][45][46][47][48]. Some authors have also demonstrated compensation techniques that do not rely on a Miller capacitor at all [8,[49][50][51][52].…”

Section: Introductionmentioning

confidence: 99%

Classification and Design Space Exploration of Low-Power Three-Stage Operational Transconductance Amplifier Architectures for Wide Load Ranges

2019

View full text Add to dashboard Cite

Since operational transconductance amplifiers (OTAs) form the basic building blocks of many analog systems, the compensation of three-stage OTAs has attracted a lot of attention in the literature. Many different solutions to the stability problem of such OTAs have been proposed over the past 20 years, with each solution exhibiting different properties or targeting a different application. This work surveys a broad selection of previously reported architectures and proposes a novel classification scheme that exposes features common to seemingly different compensation architectures and serves as a guideline for which type of OTA is suitable for a given application. In addition, a novel figure of merit (FoM) is proposed to guide the designer in deciding which OTA architecture suits the tradeoffs specific to the application at hand. Theoretical discussions are further reinforced by transistor-level simulation results.

show abstract

“…In this regard, although multichip configurations are convenient for a sensor module design, the cost and size of the resulting modules increase. Thus, integration of the power management unit and passive components into a single sensor chip ( Figure 1b) is being actively pursued to reduce the module size and to increase market competitiveness [4][5][6][7][8][9]. The power management unit normally comprises a high-efficiency switching DC-DC converter and a linear low-dropout regulator.…”

Section: Introductionmentioning

confidence: 99%

Fully Integrated Low-Ripple Switched-Capacitor DC–DC Converter with Parallel Low-Dropout Regulator

Lee

Kim

et al. 2019

Electronics

Self Cite

View full text Add to dashboard Cite

In this paper, we propose a fully integrated switched-capacitor DC–DC converter with low ripple and fast transient response for portable low-power electronic devices. The proposed converter reduces the output ripple by filtering the control ripple via combining a low-dropout regulator with a main switched-capacitor DC–DC converter with a four-bit digital capacitance modulation control. In addition, the four-phase interleaved technique applied to the main converter reduces the switching ripple. The proposed converter provides an output voltage ranging from 1.2 to 1.5 V from a 3.3 V supply. Its peak efficiency reaches 73% with ripple voltages below 55 mV over the entire output power range. The transient response time for a load current variation from 100 μA to 50 mA is measured to be 800 ns. Importantly, the converter chip, which is fabricated using 0.13 μm complementary metal–oxide–semiconductor (CMOS) technology, has a size of 2.04 mm2. We believe that our approach can contribute to advancements in power sources for applications such as wearable electronics and the Internet of Things.

show abstract

A Fast-Transient Output Capacitor-Less Low-Dropout Regulator Using Active-Feedback and Current-Reuse Feedforward Compensation

Cited by 9 publications

References 23 publications

A Low-Power, Fast-Transient Output-Capacitorless LDO with Transient Enhancement Unit and Current Booster

A Low-Power, Fast-Transient Output-Capacitorless LDO with Transient Enhancement Unit and Current Booster

Classification and Design Space Exploration of Low-Power Three-Stage Operational Transconductance Amplifier Architectures for Wide Load Ranges

Fully Integrated Low-Ripple Switched-Capacitor DC–DC Converter with Parallel Low-Dropout Regulator

Contact Info

Product

Resources

About