A five-level inverter topology for four pole induction motor drive using four two-level inverters and two isolated DC sources

Abstract

In this paper, a five-level inverter configuration is presented to improve the voltage and current harmonic profile. This topology is constructed based on the stator winding configuration of a four pole induction motor. Identical voltage profile winding coils of four pole induction motor are disconnected and fed with four two-level inverters. These four inverters are supplied with two isolated dc sources to block the path for zero sequence currents through the motor phase windings. Level shifted carrier based SVPWM is used to produce the gating signals which will increase the dc bus utilization by 15%. Two two-level inverters are feeding one winding and producing three-level voltage waveform. Similarly remaining two two-level inverters are producing a three-level voltage waveform across the other winding. By providing 180 0 phase shift between carrier waves, multi-level voltage waveform is produced across the total winding and also first center band harmonics are cancelled. The proposed topology is simulated in MATLAB/ Simulink and experimentally verified with 5hp four pole induction motor drive.

Effective Utilization of Battery Banks in PV Based Novel Inverter Operated Induction Motor Drives

“…The switching sequence for generating a voltage waveform with three levels is shown in Table I. The power of the PV array decreases considerably with partial shading [10]. The use of bypass diodes or the parallel connection of a larger number of panels is an efficient way to reduce the power reduction due to partially uneven shading [10] [19].…”

“…These problems are minimized by the use of power electronic multilevel inverters [5] - [7].Even supposing accustomed multilevel inverters have many advantages, they have certain disadvantages, such as the problem of balancing the neutral point voltage [8], the requirement for a larger statistics of capacitor banks [9]. ] and isolated DC power sources [10]. To diminish these disadvantages of typical multilevel inverters, plentiful multilevel inverter configurations have been proposed in the literature.…”

Simulation of Asymmetrical Seven Level Multi Level Inverter using MATLAB Simulink

“…To address these challenges, multi-level inverters have emerged with different topologies. The traditional topologies include diode clamped, flying capacitor, and cascaded H-bridge configurations [2][3][4][5]. Among these, diode clamped and cascaded H-bridge topologies have gained prominence in various applications [6][7][8].…”

Harmonic cancellation in a Multi-level Inverter Configuration Suitable for PV Applications

“…Moreover, if any switch of a two-level inverter fails, entire system will not function. Also, the rate of rise of output voltage (dv/dt) of this inverter is also significantly high [6]- [7]. All the aforementioned issues can be rectified by using multilevel inverters [8]- [9].…”