1985
DOI: 10.1109/t-ed.1985.22141
|View full text |Cite
|
Sign up to set email alerts
|

A frame-transfer CCD color imager with vertical antiblooming

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
9
0

Year Published

1986
1986
2019
2019

Publication Types

Select...
5
3
1

Relationship

1
8

Authors

Journals

citations
Cited by 30 publications
(9 citation statements)
references
References 6 publications
0
9
0
Order By: Relevance
“…During this operation, the STG1 and STG2 gates are set at a certain potential where the charge capacity of the STGs is typically lower than the charge handling capacity of the horizontal register. The excess charge is drained to the substrate by using a vertical anti-blooming structure [5]. After the skimming operation the charge is transferred to the horizontal register by switching on BTG1 and BTG2 (figure 3k).…”
Section: Rgb Charge Binning Operationmentioning
confidence: 99%
“…During this operation, the STG1 and STG2 gates are set at a certain potential where the charge capacity of the STGs is typically lower than the charge handling capacity of the horizontal register. The excess charge is drained to the substrate by using a vertical anti-blooming structure [5]. After the skimming operation the charge is transferred to the horizontal register by switching on BTG1 and BTG2 (figure 3k).…”
Section: Rgb Charge Binning Operationmentioning
confidence: 99%
“…Although more efficient with respect to space utilization, the resulting even/odd non-uniformity causes an undesirable half Nyquist moire interference pattern. Vertical antiblooming pixels are fabricated in a p-well on an n-type substrate [3,4] instead of the typical structure of in a p-epi on a p + substrate. During operation of the device without signal charge, the n-buried layer and the p-well underneath the photogate are fully depleted.…”
Section: Lateral Antibloomingmentioning
confidence: 99%
“…As this gate is not clocked, the charge packet is injected onto the floating diffusion when the clocked phase goes negative. The floating diffusion is coupled to the first gate of a conventional output circuit, as was described elsewhere [22]. The floating diffusion is reset to the reset drain potential by means of a reset gate.…”
Section: Design and Technologymentioning
confidence: 99%