2006 IEEE Asian Solid-State Circuits Conference 2006
DOI: 10.1109/asscc.2006.357873
|View full text |Cite
|
Sign up to set email alerts
|

A Fully Digital Low Cost Time Domain Smart Temperature Sensor with Extremely Tiny Size

Abstract: To explore the possibility of soft IP implementation, a fully digital smart temperature sensor without any full-custom device is proposed for painless VLSI or SOC on-chip integrations. The signal is processed thoroughly in time domain instead of conventional voltage or current domain. A cyclic delay line is used to generate the thermally sensitive pulse with a width proportional to the measured temperature. The timing reference is just the input clock, and a counter instead of voltage or current analog-to-digi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2011
2011
2015
2015

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 13 publications
0
3
0
Order By: Relevance
“…The pulse-based design measures the time for a delay line to reach a variable number of circulations, rather than count the number of circulations in a given time. It is also formulated based on the fact that longer delay is needed to minimize loss of linearity in a ring oscillator [3].…”
Section: The Digital Temperature Sensor Designmentioning
confidence: 99%
See 1 more Smart Citation
“…The pulse-based design measures the time for a delay line to reach a variable number of circulations, rather than count the number of circulations in a given time. It is also formulated based on the fact that longer delay is needed to minimize loss of linearity in a ring oscillator [3].…”
Section: The Digital Temperature Sensor Designmentioning
confidence: 99%
“…Since low voltage VLSI chips lose linearity at its frequency/temperature relationship, sensing accuracy was improved using a time amplifier to connect the delay line with a counter that circulates the delay line in a given time [3]. This sensing technique retained good area utilization at the expense of self-heat generated from circulation on short delay line.…”
Section: Introductionmentioning
confidence: 99%
“…As a result, the temperature reading is proportional to the number of delay stages locked. Using standard cells commonly available in foundry CMOS technologies, the same concept has been demonstrated but with a different circuit topology [3,4]. …”
Section: Temperature Sensor Overviewmentioning
confidence: 99%