2013 8th International Conference on Design &Amp; Technology of Integrated Systems in Nanoscale Era (DTIS) 2013
DOI: 10.1109/dtis.2013.6527773
|View full text |Cite
|
Sign up to set email alerts
|

A fully integrated linear CMOS power amplifier with high output power and dynamic range for WiMAX application

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2015
2015
2019
2019

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 9 publications
0
2
0
Order By: Relevance
“…The design provides up to 12.4dB gain, but it suffers from limited bandwidth where covers from 5.6GHz to 6GHz (0.4GHz). Recently, many researchers have designed and developed power amplifiers, but most of the designed power amplifiers have been suffered from limited bandwidth, and high inter-modulation distortion which is considered a measure of linearity of the amplifier [14][15][16][17][18][19][20][21][22][23][24][25]. In [14], authors designed single stage wideband power amplifier with flat gain of 10-11.8 dB, and good input and output return loss.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…The design provides up to 12.4dB gain, but it suffers from limited bandwidth where covers from 5.6GHz to 6GHz (0.4GHz). Recently, many researchers have designed and developed power amplifiers, but most of the designed power amplifiers have been suffered from limited bandwidth, and high inter-modulation distortion which is considered a measure of linearity of the amplifier [14][15][16][17][18][19][20][21][22][23][24][25]. In [14], authors designed single stage wideband power amplifier with flat gain of 10-11.8 dB, and good input and output return loss.…”
Section: Introductionmentioning
confidence: 99%
“…But it suffers from low output power of 12.45 dBm and limited bandwidth of 600 MHz. Parallel cascaded class A and B power amplifiers based on CMOS technology for increasing linearity and efficiency have been proposed in [23]. The proposed design exhibits saturated output power of 32.5 dBm with power added efficiency (PAE) of 37.9 %.…”
Section: Introductionmentioning
confidence: 99%