2018
DOI: 10.1109/jssc.2018.2793533
|View full text |Cite
|
Sign up to set email alerts
|

A Fully On-Chip 80-pJ/b OOK Super-Regenerative Receiver With Sensitivity-Data Rate Tradeoff Capability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
12
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 20 publications
(12 citation statements)
references
References 30 publications
0
12
0
Order By: Relevance
“…10(b). From (20) and (22), we can find that ω 0 is higher than ω inv . Therefore, the feedback network causes a phase shift of 180 • at ω 0 , which is added to the phase inversion generated by the MOS transistor, leading to a total phase shift of 360 • along the loop.…”
Section: Circuit Implementation a Rf Front-endmentioning
confidence: 95%
“…10(b). From (20) and (22), we can find that ω 0 is higher than ω inv . Therefore, the feedback network causes a phase shift of 180 • at ω 0 , which is added to the phase inversion generated by the MOS transistor, leading to a total phase shift of 360 • along the loop.…”
Section: Circuit Implementation a Rf Front-endmentioning
confidence: 95%
“…To improve the SR receiver selectivity, compensation of its center deviation is required. There are several methods currently used to calibrate the oscillating frequency of the SRO using PLL [4,5] and FLL [6]. However, all of them are infeasible to conduct background frequency calibration as the reason described below.…”
Section: Pll With Random Initial Phase Errormentioning
confidence: 99%
“…Beside the components illustrated in Figure 3a, the proposed PLL includes an initial phase error reducing circuit (IPERC), a comparator (COM) used to trigger frequency calibration periodically, a divider (CT1) employed to generate a synchronized reference clock Clk ref from the input clock Clk in , and an analog OTA-based buffer to drive the varactors and hold the charge on the capacitor C 1 . Unlike the above mentioned PLL or FLL techniques in References [4,6] that interrupt the receiving phase to perform frequency calibration, the proposed PLL can perform frequency calibration without disturbing the data receiving. When the envelope detector output V ED goes high, exceeding a preset threshold voltage V TH , the output EN of comparator COM in PLL turns high accordingly to enable PLL to detect the frequency difference between the SRO output frequency and the desired one, and tune the SRO center frequency via the voltage V tune .…”
Section: Quenching Signal Analysis Under Pvt Variationsmentioning
confidence: 99%
See 1 more Smart Citation
“…Additionally, electroencephalogram (EEG), electrocardiogram (ECG), electromyography (EMG), and implanted devices are some of the other uses of biomedical devices through the 5G wireless networks [12]. Typically, there are two license-free distant operations of medical devices introduced by medical implant communication system (MICSs) and industrial, scientific and medical (ISM) bands, where the frequency range of MICS is 402-405 MHz and for the ISM band is 902-928 MHz, 2.4-2.5 GHz, and 5.725-5.875 GHz [13,14]. Biomedical devices, especially implanted medical devices, can be equipped with wireless systems, including (i) electronic circuits and (ii) antennas for exchanging and transferring data between various apparatuses [15,16].…”
Section: Introductionmentioning
confidence: 99%