A GSM/GPRS mixed-signal baseband IC

Redmond, Daniel P.; Fitzgibbon, M.; Bannon, Alan; Hobbs, David; Zhao, Chunhe; Kase, K.; Chan, J.; Priel, Michael; Traylor, K.; Tilley, K.

doi:10.1109/isscc.2002.992101

Cited by 3 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Little work is found in the literature comparing the isolation of rings against that achieved with wells. We will mention [22] where experimental measurements showed that a triple-well technology (two nested wells) on lowresistive bulk provided roughly 20 dB isolation, compared to about 5 dB of a guard ring. Also, in [23] simulation results showed that an isolated p-well (two nested wells) could provide 15 dB of isolation.…”

Section: Isolation With Horizontal Layersmentioning

confidence: 99%

Evaluation of package and technology effects on substrate-crosstalk isolation in CMOS RFIC

2003

View full text Add to dashboard Cite

Crosstalk propagating through the silicon substrate is a serious limiting factor on the performance of advanced mixed analog-digital CMOS integrated circuits. This problem also appears in RF chips in the form of power leakage from local oscillators or power amplifiers, as well as noise coupled from the digital baseband circuitry. Several studies have presented measurements on simple test structures to determine the best approach to minimize this leakage. Nevertheless, these studies are usually restricted to a single technology, and the consequences of applying results to other technologies are not evaluated. Also, these studies are usually performed with on-wafer samples, and thus package effects are not taken into account. However, package parasitics are an important factor in substrate crosstalk, since they determine how much of the leakage finds a return path to external ground. In this paper, we discuss different technological approaches to increase isolation between coupled circuits. Measurements of the isolation on some test structures fabricated in a CMOS RF technology are presented. The package parasitics effect is evaluated by comparing on-wafer vs packaged samples. Measurement results are complemented with simulations of a broader range of situations.

show abstract

Section: Isolation With Horizontal Layersmentioning

confidence: 99%