Proceedings of the Eighth ACM/IEEE Symposium on Architectures for Networking and Communications Systems 2012
DOI: 10.1145/2396556.2396593
|View full text |Cite
|
Sign up to set email alerts
|

A hardware spinal decoder

Abstract: Spinal codes are a recently proposed capacity-achieving rateless code. While hardware encoding of spinal codes is straightforward, the design of an efficient, high-speed hardware decoder poses significant challenges. We present the first such decoder. By relaxing data dependencies inherent in the classic M-algorithm decoder, we obtain area and throughput competitive with 3GPP turbo codes as well as greatly reduced latency and complexity. The enabling architectural feature is a novel "α-β " incremental approxim… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2016
2016
2020
2020

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 16 publications
0
3
0
Order By: Relevance
“…Within this range, we take 5 km as the basis of analysis, then the delay Td caused by the transmission distance can be calculated as Td=1.67thinmathspaceμnormals. According to [6], spinal codes can achieve a maximum throughput of 12.5 Mbps in field programmable gate array with on‐air testing. Therefore, when the information length n=512, the delay caused by decoding is Tc=40.96thinmathspaceμnormals.…”
Section: Simulation Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Within this range, we take 5 km as the basis of analysis, then the delay Td caused by the transmission distance can be calculated as Td=1.67thinmathspaceμnormals. According to [6], spinal codes can achieve a maximum throughput of 12.5 Mbps in field programmable gate array with on‐air testing. Therefore, when the information length n=512, the delay caused by decoding is Tc=40.96thinmathspaceμnormals.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…The key to the spinal codes is the implementation of hash functions over the information bits. Based on that, the Bubble decoder is designed in [6]. The existing spinal codes can achieve capacity both in the additive white Gaussian noise channel and the binary symmetric channel.…”
Section: Introductionmentioning
confidence: 99%
“…Rateless codes for AWGN (Additive White Gaussian Noise) channels, like Spinal codes [22] and soft decoding [2], avoid the block size setting by bit-level coding. Their decoding process, however, involves intensive floating-point iteration operations which are computationally infeasible for VLC on smartphones [13].…”
Section: Introductionmentioning
confidence: 99%