A High Image-Rejection SC Quadrature Bandpass DSM for Low-IF Receivers

Li, Bing; Pun, Kong-Pang

doi:10.1109/tcsi.2013.2268588

Cited by 5 publications

(1 citation statement)

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Quadrature band-pass sigma-delta analog to digital converters (ADC), by using a complex filter in the loop, com-bine the complex filtering idea and the real bandpass sigma-delta ADC. The effective signal bandwidth is cut in half which doubles the over-sampling-ratio (OSR) giving ideal SNR improvement [4][5][6][7][8] . Also, it is possible to choose the locations of the zeros of the noise-transfer function (NTF) to minimize errors due to quantization effects, and, finally, the following digital bandpass filter can filter out images from an imperfect preceding image-reject mixer.…”

Section: Introductionmentioning

confidence: 99%

Design and implementation of quadrature bandpass sigma-delta modulator used in low-IF RF receiver

Binjie¹,

Li²,

Yu³

et al. 2018

J. Semicond.

View full text Add to dashboard Cite

This paper presents the design and implementation of quadrature bandpass sigma-delta modulator. A pole movement method for transforming real sigma-delta modulator to a quadrature one is proposed by detailed study of the relationship of noise-shaping center frequency and integrator pole position in sigma-delta modulator. The proposed modulator uses sampling capacitor sharing switched capacitor integrator, and achieves a very small feedback coefficient by a series capacitor network, and those two techniques can dramatically reduce capacitor area. Quantizer output-dependent dummy capacitor load for reference voltage buffer can compensate signal-dependent noise that is caused by load variation. This paper designs a quadrature bandpass Sigma-Delta modulator for 2.4 GHz low IF receivers that achieve 69 dB SNDR at 1 MHz BW and -1 MHz IF with 48 MHz clock. The chip is fabricated with SMIC 0.18 μm CMOS technology, it achieves a total power current of 2.1 mA, and the chip area is 0.48 mm2.

show abstract

Section: Introductionmentioning

confidence: 99%

Design and implementation of quadrature bandpass sigma-delta modulator used in low-IF RF receiver

Binjie¹,

Li²,

Yu³

et al. 2018

J. Semicond.

View full text Add to dashboard Cite

show abstract

I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique

Masaki

Ishikuro

2015

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)

View full text Add to dashboard Cite

A new two-path band pass Delta Sigma Modulator structure with tunability in filter resonance frequency

Moradpour

Khalili

Aghdam

2015

2015 23rd Iranian Conference on Electrical Engineering

View full text Add to dashboard Cite

A High Image-Rejection SC Quadrature Bandpass DSM for Low-IF Receivers

Cited by 5 publications

References 19 publications

Design and implementation of quadrature bandpass sigma-delta modulator used in low-IF RF receiver

Design and implementation of quadrature bandpass sigma-delta modulator used in low-IF RF receiver

I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique

A new two-path band pass Delta Sigma Modulator structure with tunability in filter resonance frequency

Contact Info

Product

Resources

About

A High Image-Rejection SC Quadrature Bandpass DSM for Low-IF Receivers

Cited by 5 publications

References 19 publications

Design and implementation of quadrature bandpass sigma-delta modulator used in low-IF RF receiver

Design and implementation of quadrature bandpass sigma-delta modulator used in low-IF RF receiver

I/Q mismatch compensation &#x0394;&#x03A3; modulator using ternary capacitor rotation technique

A new two-path band pass Delta Sigma Modulator structure with tunability in filter resonance frequency

Contact Info

Product

Resources

About

I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique