A hybrid-radix approach for efficient implementation of unfolded CORDIC architectures for FPGA platforms

Khurshid, Burhan; Mir, Roohie Naz; Kumar, Animesh; Kumar, S C Prasanna

doi:10.1109/spin.2014.6776996

Cited by 1 publication

(1 citation statement)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, the area requirements are, in general, high. In [20], both radix‐2 and radix‐4 iterations have been incorporated into the hybrid‐radix CORDIC architecture for high precision and fast convergence, respectively, but the bottleneck of direction sequence generation limits the reduction in latency.…”

Section: Introductionmentioning

confidence: 99%

Precomputation‐based radix‐4 CORDIC for approximate rotations and Hough transform

Parmar

Sridharan

2018

IET Circuits, Devices & Systems

View full text Add to dashboard Cite

Vector rotation is an important component of algorithms in digital signal processing and robotics. Often, the rotation does not require very high accuracy. This study presents a lowoverhead sign-precomputation-based architecture for approximate rotation using the coordinate rotation digital computer (CORDIC) algorithm. The proposed architecture is independent of Z-datapath, and involves precomputation of the direction of rotation for each micro-rotation angle. The approach involves selecting the optimal micro-rotation angles from a set of elementary angles in run time. Careful selection and elimination of the redundant micro-rotation angles leads to a maximum of three iterations for a majority of the input angles while also simultaneously reaching within 0:45 (of the desired rotation angle). An field programmable gate array (FPGA) implementation of the proposed rotation mode CORDIC on XC7K70T-3FBG676 Kintex-7 using Xilinx ISE 13.2 achieves roughly 50% reduction in slice-delay product and power-delay product compared to recent designs. An application of approximate rotation to Hough transform-based lane detection is presented. An efficient algorithm for generation of vote addresses in the parameter space is proposed. It is shown that accurate lane detection is possible along with resource savings using the proposed CORDIC. The proposed architecture reduces the number of additions roughly by a factor of 20 compared with the conventional method of computing a parameter for each feature point.

show abstract

Section: Introductionmentioning

confidence: 99%