Increases in component packing densities have led to decreasing lateral and vertical dimensions within integrated circuits. Reduced cross-section conductors can have unacceptably high resistances which leads to increased signal propagation delays. This is especially true