A low-jitter leakage-free digitally calibrated phase locked loop

Kazeminia, Sarang; Soltani, Arefeh

doi:10.1016/j.compeleceng.2020.106865

Cited by 5 publications

(2 citation statements)

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…From Equ. (15), it is clear that, as N increases the ratio decreases implying that the in-band phase noise of APD-based DLL reduces compared to that of PFD based DLL. Correspondingly, from Fig.…”

Section: Phase Noise Analysis Of the Silpll With Self Aligned Injecti...mentioning

confidence: 99%

“…As a result of limited bandwidth, the out-of-band phase-noise due to voltage-controlled oscillators (VCO) and in-band phase noise due to charge-pump cannot be efficiently suppressed. Recently, many research approaches have been presented to improve the phase noise of PLL such as utilizing a multiplying delay locked loop (MDLL) [5], [6], [7], [8], a sub-sampling-based PLL (SSPLL) [9], [10], [11], [12], [13], a sampling PLL (S-PLL) [14], a leakage-free digitally calibrated PLL [15] and a sub-harmonically injection locked PLLs [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Low-Phase-Noise Self-Aligned Sub-Harmonically Injection-Locked PLL Using Aperture Phase Detector-Based DLL Windowing Technique

Kumar

Singh

2023

IEEE Access

View full text Add to dashboard Cite

This paper proposes a self-aligned sub-harmonically injection locked phase locked loop (SILPLL) in 180-nm Semi Conductor Laboratory (SCL) CMOS technology. In this work, an aperture phase detector (APD) based delay locked loop (DLL) with windowing technique is proposed to dynamically align the injection timing of pulse with the rising edge of sub-harmonically injection locked voltage controlled oscillator. In contrast to classical self-aligned SILPLL, this work replaces the commonly deployed tri-state based phase frequency detector (PFD) in DLL by an APD, which becomes active over a pulse-window. The APD deployed in DLL reduces the in-band phase noise due to the charge pump by 12 dBc at 200 KHz offset in comparison with the classical self-aligned DLL. A detailed mathematical model of the self-aligned injection with noise sources is presented for the proposed architecture. Additionally, this work includes noise analysis with the effect of different design aspects such as locking range, and realignment factor. The proposed architecture operates at 1.8 GHz output frequency, and the simulated phase noise is −120.6 dBc/Hz at 1 MHz offset with an integrated root-mean-square jitter of 0.96 ps from 10 kHz to 30 MHz. The implemented PLL consumes 6.6 mW from 1.8 V power supply.INDEX TERMS Aperture phase detector (APD), delay locked loop (DLL), sub-harmonically injection locked phase locked loop (SILPLL), self-aligned injection timing.

show abstract

Section: Phase Noise Analysis Of the Silpll With Self Aligned Injecti...mentioning

confidence: 99%