2023
DOI: 10.1109/tcsi.2022.3227802
|View full text |Cite
|
Sign up to set email alerts
|

A Low-Offset VCO-Based Time-Domain Comparator Using a Phase Frequency Detector With Reduced Dead and Blind Zones

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
(1 citation statement)
references
References 29 publications
0
0
0
Order By: Relevance
“…It can be considered as a 1-bit ADC [3]. Whether in high-speed pipeline ADCs, low-power successive approximation analog-to-digital converters (SAR ADCs), or high-precision delta-sigma ADCs, comparators are essential [4,5]. Designing comparators with high precision, low power consumption, and low offset voltage is fundamental to ADC design [6].…”
Section: Introductionmentioning
confidence: 99%
“…It can be considered as a 1-bit ADC [3]. Whether in high-speed pipeline ADCs, low-power successive approximation analog-to-digital converters (SAR ADCs), or high-precision delta-sigma ADCs, comparators are essential [4,5]. Designing comparators with high precision, low power consumption, and low offset voltage is fundamental to ADC design [6].…”
Section: Introductionmentioning
confidence: 99%