2014
DOI: 10.1109/tie.2013.2288198
|View full text |Cite
|
Sign up to set email alerts
|

A Low-Power CMOS Receiver for 1.25 Gb/s Over 1- mm SI-POF Links

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
8
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
3
2
1

Relationship

2
4

Authors

Journals

citations
Cited by 11 publications
(8 citation statements)
references
References 23 publications
0
8
0
Order By: Relevance
“…A boosting adaptation loop that uses the spectrum-balancing technique as the decision mechanism has been used due to its simplicity and low power consumption [5]. The proposed equalizer reaches 12 dB of maximum boosting.…”
Section: Boosting Adaptation Loopmentioning
confidence: 99%
See 3 more Smart Citations
“…A boosting adaptation loop that uses the spectrum-balancing technique as the decision mechanism has been used due to its simplicity and low power consumption [5]. The proposed equalizer reaches 12 dB of maximum boosting.…”
Section: Boosting Adaptation Loopmentioning
confidence: 99%
“…The boosting adaptation loop is formed by two low-pass filters (LPF1 and LPF2) and a power comparator (PC12) [5]. By considering f 1 and f 2 , the cutoff frequencies of the two LPFs and A 1 and A 2 their gains, the power ratio can be expressed by…”
Section: Boosting Adaptation Loopmentioning
confidence: 99%
See 2 more Smart Citations
“…However, industrial environment requires increasingly higher data rates for data communication. As the need for faster communication grows, more effort is being put into the development of high-speed POF solutions to achieve multigigabit transmission over this waveguide [5]. Receivers with equalization are needed to compensate the band-limited frequency response of the fiber (∼ 40 MHz · 100 m).…”
Section: Introductionmentioning
confidence: 99%