A methodology for performance/energy consumption characterization and modeling of video decoding on heterogeneous SoC and its applications

Benmoussa, Yahia; Boukhobza, Jalil; Senn, Eric; Hadjadj‐Aoul, Yassine; Benazzouz, Djamel

doi:10.1016/j.sysarc.2014.11.003

Cited by 7 publications

(1 citation statement)

References 51 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Roitzsch et al (Roitzsch and Pohlack, 2006) estimates the total decoding time of a frame by adding macroblock and frame-level metrics into video stream headers at the encoder-end. In more recent work, Benmoussa et al (Benmoussa et al, 2015) uses a linear regression model to illustrate the relationship between bit rate and frame decoding time. High variability in decoding times are seen for I/P/B frame-types due to different coding tools in each type and memory access patterns (Alvarez et al, 2005).…”

Section: Related Workmentioning

confidence: 99%

Synthetic Workload Generation of Broadcast Related HEVC Stream Decoding for Resource Constrained Systems

Mendis

Indrusiak

2016

Proceedings of the 13th International Joint Conference on E-Business and Telecommunications

View full text Add to dashboard Cite

Performance evaluation of platform resource management protocols, require realistic workload models as input to obtain reliable, accurate results. This is particularly important for workloads with large variations, such as video streams generated by advanced encoders using complex coding tools. In the modern High Efficiency Video Coding (HEVC) standard, a frame is logically subdivided into rectangular coding units. This work presents synthetic HEVC decoding workload generation algorithms classified at the frame and coding unit levels, where a group of pictures is considered as a directed acyclic graph based taskset. Video streams are encoded using a minimum number of reference frames, compatible with low-memory decoders. Characteristic data from several HEVC video streams, is extracted to analyse inter-frame dependency patterns, reference data volume, frame/coding unit decoding times and other coding unit properties. Histograms are used to analyse their statistical characteristics and to fit to known theoretical probability density functions. Statistical properties of the analysed video streams are integrated into two novel algorithms, that can be used to synthetically generate HEVC decoding workloads, with realistic dependency patterns and frame-level properties.

show abstract

Section: Related Workmentioning

confidence: 99%

Synthetic Workload Generation of Broadcast Related HEVC Stream Decoding for Resource Constrained Systems

Mendis

Indrusiak

2016

Proceedings of the 13th International Joint Conference on E-Business and Telecommunications

View full text Add to dashboard Cite

show abstract

Efficient DVFS for low power HEVC software decoder

Nogues

Heulot

Herrou

et al. 2016

J Real-Time Image Proc

View full text Add to dashboard Cite

International audienceLow power design is a primary concern for modern battery-driven devices and video applications such as video decoding are often the most resource intensive applications of consumer electronics devices. Modern embedded processors are now proven to support video applications with software. They are also equipped with advanced features including Dynamic Voltage Frequency Scaling and Dynamic Power Management in order to reduce their power consumption. High Efficiency Video Coding (HEVC) is the latest MPEG video standard offering state-of-the-art compression rates and advanced parallel processing solutions. This paper presents a low power real-time software architecture for a HEVC decoder. Software decoding fosters short time-to-market as it relies on software designs for a general purpose processor. The proposed architecture exploits the characteristics of the multicore ARM big.LITTLE System-on-a-Chip to provide a low power design. Extensive power measurements as well as real-time metrics are provided to compare the proposed architecture with state-of-the-art

show abstract

Dynamic core allocation for energy efficient video decoding in homogeneous and heterogeneous multicore architectures

Pal

Shanaya

Paul

et al. 2016

Future Generation Computer Systems

View full text Add to dashboard Cite

A methodology for performance/energy consumption characterization and modeling of video decoding on heterogeneous SoC and its applications

Cited by 7 publications

References 51 publications

Synthetic Workload Generation of Broadcast Related HEVC Stream Decoding for Resource Constrained Systems

Synthetic Workload Generation of Broadcast Related HEVC Stream Decoding for Resource Constrained Systems

Efficient DVFS for low power HEVC software decoder

Dynamic core allocation for energy efficient video decoding in homogeneous and heterogeneous multicore architectures

Contact Info

Product

Resources

About