2020
DOI: 10.3390/electronics9101619
|View full text |Cite
|
Sign up to set email alerts
|

A Methodology to Analyze the Fault Tolerance of Demosaicking Methods against Memory Single Event Functional Interrupts (SEFIs)

Abstract: Electronic circuits in harsh environments, such as space, are affected by soft errors produced by radiation. A single event functional interrupt (SEFI) can affect the behavior of a memory chip, with one or more rows, columns or even the whole device producing a wrong value when reading a set of stored bits. This problem may affect raw Bayer images stored in satellites and other spacecraft. In this paper, we present a methodology to analyze how different interpolation algorithms behave when they try to reconstr… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 24 publications
0
1
0
Order By: Relevance
“…SEFI is a multifaceted failure phenomenon that arises when high-energy particles collide with sensitive regions, such as control registers and circuits within devices, leading to abnormal operational states such as test mode activation, reset mode engagement, or temporary functional failures [1][2][3][4]. As technology progresses, integrated circuits are growing increasingly intricate, encompassing diverse storage units, control circuits, and other complex circuitry, making them more vulnerable to SEFI [5][6][7][8]. Within Synchronous Dynamic Random-Access Memory (SDRAM), the logical state of mode register flip-flops can induce SEFI, while flip-flops in the READ latch region can also contribute to SEFI, which can be rectified through software or power cycling [9,10].…”
Section: Introductionmentioning
confidence: 99%
“…SEFI is a multifaceted failure phenomenon that arises when high-energy particles collide with sensitive regions, such as control registers and circuits within devices, leading to abnormal operational states such as test mode activation, reset mode engagement, or temporary functional failures [1][2][3][4]. As technology progresses, integrated circuits are growing increasingly intricate, encompassing diverse storage units, control circuits, and other complex circuitry, making them more vulnerable to SEFI [5][6][7][8]. Within Synchronous Dynamic Random-Access Memory (SDRAM), the logical state of mode register flip-flops can induce SEFI, while flip-flops in the READ latch region can also contribute to SEFI, which can be rectified through software or power cycling [9,10].…”
Section: Introductionmentioning
confidence: 99%