2018
DOI: 10.1109/jssc.2018.2815658
|View full text |Cite
|
Sign up to set email alerts
|

A Near-Zero-Power Wake-Up Receiver Achieving −69-dBm Sensitivity

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
67
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 112 publications
(67 citation statements)
references
References 19 publications
0
67
0
Order By: Relevance
“…is the optimum device channel impedance. This defines both the number of detector diodes to use as well as the device impedance to utilize if the detector designed by these equations has a sufficiently fast rise time as given by (14) or estimated from (18).…”
Section: Holistic Design Methodology For Passive Envelope Detectorsmentioning
confidence: 99%
See 1 more Smart Citation
“…is the optimum device channel impedance. This defines both the number of detector diodes to use as well as the device impedance to utilize if the detector designed by these equations has a sufficiently fast rise time as given by (14) or estimated from (18).…”
Section: Holistic Design Methodology For Passive Envelope Detectorsmentioning
confidence: 99%
“…Further reduction of system complexity has led to the resurgence of the "detector-first" receiver, which accomplishes all of its RF voltage gain passively through impedance transformation. The RF front end consists of an impedance matching network and an envelope detector circuit [14]- [18]. The removal of active gain at the RF frequencies allows the detector-first receiver substantial power savings compared 0018-9200 © 2019 IEEE.…”
mentioning
confidence: 99%
“…On the one hand, structures such as the SH architecture can be of interest in terms of sensitivity and interference resilience, since it is possible to implement highly selective, low-power IF filters that can reduce the impact of noise and blockers [ 11 ]. However, these WuRs suffer from very high power consumption, and an example can be found in [ 12 ], reporting a sensitivity of −97 dBm at 10 kbps with a power consumption of 99 μW.…”
Section: Envelope Detector Wur With Off-chip Componentsmentioning
confidence: 99%
“…On the other hand, the RFED is one of the architectures with the highest potential for integrability and low-power operation of all the alternatives discussed. A substantial number of WuRs are based on this architecture [ 2 , 6 , 11 , 23 , 24 , 25 , 26 , 27 , 28 ], mainly because it allows the designer to achieve very low-power consumptions. Nevertheless, the RFED architectures are characterized by a high noise figure and low interference resilience when compared to other WuR architectures, thus, achieving a limited sensitivity.…”
Section: Envelope Detector Wur With Off-chip Componentsmentioning
confidence: 99%
See 1 more Smart Citation