1988
DOI: 10.1109/55.20423
|View full text |Cite
|
Sign up to set email alerts
|

A new failure mode of radiation-induced soft errors in dynamic memories

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
10
0

Year Published

1989
1989
2004
2004

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 24 publications
(10 citation statements)
references
References 7 publications
0
10
0
Order By: Relevance
“…In 1988, Rajeevakumar et al observed a new failure mode in DRAMs due to a synergistic effect of bit-line and storage cell charge collection [72]. Both processes individually resulted in less charge collection than , but the combined effect during a read operation caused an error.…”
Section: A Seu Mechanisms In Dramsmentioning
confidence: 98%
“…In 1988, Rajeevakumar et al observed a new failure mode in DRAMs due to a synergistic effect of bit-line and storage cell charge collection [72]. Both processes individually resulted in less charge collection than , but the combined effect during a read operation caused an error.…”
Section: A Seu Mechanisms In Dramsmentioning
confidence: 98%
“…In 1988 Rajeevakumar et al observed a failure mode in DRAM's due to a synergistic effect of bit-line and cell-charge collection [31]. Each collection process resulted in less charge than Qc, but the combined effect during a read operation caused an error.…”
Section: Combined Cell Bit-line Errors (Ccb's)mentioning
confidence: 98%
“…Measured alpha error rates for submegabit planar DRAM structures showing the relationship between cell errors and bit-line errors[28],[31]. however, has prompted increased collection o f both spacebased and ground-based heavy-ion SEU experimental data.…”
mentioning
confidence: 99%
“…Once the cell flips, there is no mechanism for its recovery other than explicitly rewriting the state via the bitlines. Soft errors can also be caused by particle strikes on bitlines [37]. During the read operation, a bitline is discharged by a small current from a memory cell.…”
Section: Impact On Circuits and Systemsmentioning
confidence: 99%
“…ECC with double-error detection can be implemented by appending an additional bit to a singleerror-correcting ECC, e.g., a Hamming code [37]. More effective ECC requires more redundancy and is seldom used in mainstream commercial circuits.…”
Section: Block-level Impactmentioning
confidence: 99%