2018
DOI: 10.1186/s13639-018-0085-2
|View full text |Cite
|
Sign up to set email alerts
|

A new test set compression scheme for circular scan

Abstract: A new test data compression scheme for circular scan is proposed in this paper. For circular scan, the response of the previous test vector is used as the next test vector's template, and only the conflicting bits between the previous response and the next vector are required to be updated. To reduce the test data volume and test application time, the problem addressed here is minimizing the number of conflicting bits by optimally reordering test vectors. Each vector represents a city, and the number of confli… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 16 publications
0
3
0
Order By: Relevance
“…But, this architecture suffers from the area overhead and routing congestion. The various broadcast-based scan compression architectures have been proposed in [5,15,[17][18][19][20][21][22][28][29][30][31][32][33][34][35][36].…”
Section: Broadcast-based Scan Compression Architecturementioning
confidence: 99%
“…But, this architecture suffers from the area overhead and routing congestion. The various broadcast-based scan compression architectures have been proposed in [5,15,[17][18][19][20][21][22][28][29][30][31][32][33][34][35][36].…”
Section: Broadcast-based Scan Compression Architecturementioning
confidence: 99%
“…In the literature, there exist numerous schemes to control TDV as well as TAT through improved CR. In which, built-in self-test (BIST) strategies [14,18,24] are very useful for controlling the TDV and reducing TAT. So, several test compaction methods [14] possess the capability to control the test data volume in a great extent.…”
Section: Introductionmentioning
confidence: 99%
“…The complex circuits greatly suffer from the problem of large test data volume during testing. However, an increase in density and need for testing a novel categories of circuit faults on nanometer technology cause huge enlarge under TD Vas well as TAT [24]. Some recent research related to the presented work is reviewed in this section:…”
Section: Introductionmentioning
confidence: 99%