2011
DOI: 10.1080/00207217.2011.576598
|View full text |Cite
|
Sign up to set email alerts
|

A novel analytical model of the vertical breakdown voltage on impurity concentration in top silicon layer for SOI high voltage devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2022
2022

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 24 publications
0
1
0
Order By: Relevance
“…, the BV of the device is highest. Substituting this equation into equation 12with (6), 7and 9, the RESURF condition [23][24] of SOI LDMOS device should be satisfied as (15).…”
Section: ( ) ( )mentioning
confidence: 99%
“…, the BV of the device is highest. Substituting this equation into equation 12with (6), 7and 9, the RESURF condition [23][24] of SOI LDMOS device should be satisfied as (15).…”
Section: ( ) ( )mentioning
confidence: 99%