2012 International Conference on Computer and Communication Engineering (ICCCE) 2012
DOI: 10.1109/iccce.2012.6271143
|View full text |Cite
|
Sign up to set email alerts
|

A novel current-mode ultra low power analog CMOS four quadrant multiplier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
6
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
6
3

Relationship

1
8

Authors

Journals

citations
Cited by 10 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…Multiplier circuits are very fundamental blocks in signal processing systems. This justifies the growing interest in developing this circuit, proven by many publications in this area; see [23][24][25][26][27]. A multiplier/divider circuit is reported in [23].…”
Section: Multiplier/divider Circuitmentioning
confidence: 90%
“…Multiplier circuits are very fundamental blocks in signal processing systems. This justifies the growing interest in developing this circuit, proven by many publications in this area; see [23][24][25][26][27]. A multiplier/divider circuit is reported in [23].…”
Section: Multiplier/divider Circuitmentioning
confidence: 90%
“…Due to the current-voltage exponential relation, this implies that the product of CW device currents equals the product of CCW devices. By arbitrarily selecting three currents as inputs and one as output, both multiplication and division operations can be realized [24]. This circuit uses dynamic-threshold-voltage (DVT) transistors with shorted body and gate terminals in order to improve the transient response for a given supply voltage.…”
Section: ∑ F Nlmentioning
confidence: 99%
“…The current-mode multipliers are important for our discussion due to similarity of newly proposed concept also using principle of two-quadrant multiplier. Comprehensive comparison [ 28 , 29 , 30 , 31 , 32 , 33 , 34 , 35 , 36 , 37 , 38 , 39 , 40 , 41 , 42 , 43 , 44 , 45 , 46 , 47 , 48 , 49 , 50 , 51 , 52 , 53 , 54 , 55 , 56 , 57 , 58 , 59 , 60 , 61 , 62 , 63 , 64 , 65 , 66 , 67 , 68 ] in Table 2 indicates missing details and incomplete topologies for full implementation in current multiplication or amplification because structures are not designed as fully symmetrical form. They operate with intentional superposition of DC component or principal topology, not including all important parts, in order to obtain behavior required in this work.…”
Section: Introductionmentioning
confidence: 99%