A novel division algorithm for parallel and sequential processing

Tatas, K.; Soudris, Dimitrios; Siomos, D.; Dasygenis, Minas; Thanailakis, A.

doi:10.1109/icecs.2002.1046225

Cited by 10 publications

(14 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Look-up table 5. Variable latency Based on hardware architecture [8], [14], we can classify types of dividers as:…”

Section: Division Algorithm Backgroundmentioning

confidence: 99%

“…As we previously stated, the division requires larger latency as compared to other operators.Even though it rarely occurs in general-purpose computing, it is the most necessary operator in applications like vector calculation, complex number calculation, artificial intelligence, graphics processing unit, etc. [8]. Sequential / serial implementation could be tricky to achieve high speed and accuracy.…”

Section: Parallel Dividermentioning

confidence: 99%

“…Sequential / serial implementation could be tricky to achieve high speed and accuracy. Thus these applications require a high degree of parallelism in architecture [8]. The basic idea of parallelism indicates simultaneous working or computing of the same operation.…”

Section: Parallel Dividermentioning

confidence: 99%

“…In a basic way, there are possibly two ways to achieve this parallelism. One is to optimize implemented hardware architecture, and the second is to optimize soft processes or algorithms [8], [52], [55], [112], [113]. Considering the optimization of hardware means to redesign the hardware would cost most and time consuming, which means to upgrade integrated circuit chips used in processors.…”

Section: Parallel Dividermentioning

confidence: 99%

“…Intel's MIC architecture consists of a few cores parallel with no direct hardware to compute division. Whereas, in the case of GPUs, it considers several cores in parallel [8], [52], [55], [112], [113]. Such parallel architecture is best suited for the systems that work on the bits n pieces of data, i.e., data packets like digital signal processing in which parallel architecture gives multithread computation possibilities.…”

Section: Parallel Dividermentioning

confidence: 99%

See 4 more Smart Citations

Review of Basic Classes of Dividers Based on Division Algorithm

Patankar

Koel

2021

IEEE Access

View full text Add to dashboard Cite

The electronics world is very well described in two distinct but dependent interdisciplinary areas, namely hardware and software. Arithmetic operations are very vital building blocks of an electronic system. An algorithm is a systematic arrangement that helps develop a sophisticated electronic system, including hardware and software aspects. Addition, subtraction, multiplication, and division are critical elements of arithmetic implementation in the electronic system, but fewer efforts have been made to implement division than other arithmetic operations, even though the number of transistors on a chip is increasing beyond the Moore's law prediction. It is quite complicated to implement arithmetical operations; here, a sophisticated algorithm is essential to successful implementation. Technological upgrades are leading to a new paradigm of applications, where the performance of a division circuit or block is a vital and critical feature of a successful system. The lexicon of algorithms used in the implementation of the division operation in electronics systems is discussed in detail in the present article, which indicates the mathematical formulation, criticality, conversion pattern, hardware requirements, and logic used for conversion. The current report describes the broad classification of dividers into basic classes named digit recurrence, high radix, functional iteration, estimation, a look-up table, and variable latency. It also illustrates that, in practical implementation, many algorithms have been developed that combine one or many classes and are implemented with different hardware architectures. The study indicated the possibility of improving the presently available algorithms or creating a new algorithm to enhance practical implementation.

show abstract

“…Look-up table 5. Variable latency Based on hardware architecture [8], [14], we can classify types of dividers as:…”

Section: Division Algorithm Backgroundmentioning

confidence: 99%

Section: Parallel Dividermentioning

confidence: 99%

Section: Parallel Dividermentioning

confidence: 99%