A novel memory controller architecture

Khalifa, Khaled Ben; Fawzy, Haytham; El-Ashry, Sameh

doi:10.1109/ecticon.2014.6839711

Cited by 4 publications

(1 citation statement)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The host processor can also select the desired memory core (FLASH or DRAM) through the memory core select signal. This universal memory controller enhances the problem of turning off the clock to reduce the clock consumed power by a clock enable signal which has a huge impact on the supported power levels as shown in Fig.2 [8].…”

Section: Introductionmentioning

confidence: 99%

Implementation and verification of a generic universal memory controller based on UVM

Khalifa

Salah²

2015

2015 10th International Conference on Design &Amp; Technology of Integrated Systems in Nanoscale Era (DTIS)

Self Cite

View full text Add to dashboard Cite

Abstract‫ـــــ‬ This paper presents a coverage driven constraint random based functional verification method based on the Universal Verification Methodology (UVM) using System Verilog for generic universal memory controller architecture. This universal memory controller is looking forward to improving the performance of the existing memory controllers through a complete integration of the existing memory controllers features in addition of providing novel features. It also reduces the consumed power through providing high power consumption control due to its proposed different power levels supported to fit all power scenarios. While implementing a worthy architecture like the proposed generic universal memory controller, UVM is the best choice to build well-constructed, high controlled and reusable verification environment to efficiently verify it. More than 200 coverage points have been covered to verify the validation of the integrated features which makes the proposed universal memory controller replaces the existing controllers on the scene as it provides all of their powerful features in addition of novel features to control two of the most dominated types of memory; FLASH and DRAM through one memory controller.

show abstract

Section: Introductionmentioning

confidence: 99%