2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS) 2018
DOI: 10.1109/patmos.2018.8464149
|View full text |Cite
|
Sign up to set email alerts
|

A Novel Methodology for Evaluating the Energy Consumption of IP Blocks in System-Level Designs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…The proposed simulation-based Transpilation method in [16], translates the gate-level component from Verilog to C, trains an energy model while providing an executable script to run system simulation and subsequently calculates energy consumption. This method is fast compared to co-simulation and test-benches approaches but it is partially valid since it does not take into consideration glitches effects and static energy.…”
Section: White/black-box Ipsmentioning
confidence: 99%
“…The proposed simulation-based Transpilation method in [16], translates the gate-level component from Verilog to C, trains an energy model while providing an executable script to run system simulation and subsequently calculates energy consumption. This method is fast compared to co-simulation and test-benches approaches but it is partially valid since it does not take into consideration glitches effects and static energy.…”
Section: White/black-box Ipsmentioning
confidence: 99%