A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures

Abstract

In the recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology, and optical computing. The classical set of gates such as AND, OR, and EXOR are not reversible. This paper proposes a new 4 * 4 reversible gate called "TSG" gate. The proposed gate is used to design efficient adder units. The most significant aspect of the proposed gate is that it can work singly as a reversible full adder i.e reversible full adder can now be implemented with a single gate only. The proposed gate is then used to design reversible ripple carry and carry skip adders. It is demonstrated that the adder architectures designed using the proposed gate are much better and optimized, compared to their existing counterparts in literature; in terms of number of reversible gates and garbage outputs. Thus, this paper provides the initial threshold to building of more complex system which can execute more complicated operations using reversible logic.I.

All Optical Implementation of High Speed and Low Power Reversible Full Adder Using Semiconductor Optical Amplifier Based Mach-Zehnder Interferometer

“…It has the mapping (A, B) to (P = A, Q = A ⊕ B) where A, B are the inputs and P, Q are outputs, correspondingly (Thapliyal and Srinivas, 2012). A Feynman gate can be implemented using 2 MZI based all optical switch, 2 Beam Combiner (BC) and 2 Beam Splitter (BS) in all optical reversible computing.…”

Quantum Cost Efficient Reversible BCD Adder for Nanotechnology Based Systems

“…The family of reversible full adder gates are PFAG gate [6], TSG gate [12], MKG gate [13] and HNG gate [14] (Fig. 6-9).…”

Scope of Reversible Engineering at Gate-Level : Fault - Tolerant Combinational Adders

“…As a result, a wide range of adder architectures have been developed that allow a designer to trade off complexity in terms of the gate count, hardware complexity, fan-out, etc for performance of Arithmetic and Logic Units. Some of the multi-bit adder architectures are usually broken into smaller adder blocks [8] . To optimize computation time, the length of these blocks can be varied based on the propagation delay of the circuits.…”