A novel switching scheme and area-saving architecture for SAR ADC

Ding, Ruixue; Liang, Hongzhi; Liu, Shubin

doi:10.1007/s10470-017-0924-4

Cited by 5 publications

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Successive approximation register (SAR) analog-to-digital converters (ADCs) are widely used in low power and high-resolution integrated circuits, because no operational amplifier and no additional sampling circuits are needed (Liu et al , 2016). So far, many studies have achieved SAR ADCs with 16 bits and above resolution, but most of them focused on the designs of comparators (Luo et al , 2019), sampling switches (Panov and Popov, 2018), switch strategies (Ding et al , 2017) and the calibration circuits (McNeill et al , 2011). The design of capacitor arrays (hereinafter referred to as CA) was often neglected and the theoretical analysis of CA was lacking.…”

Section: Introductionmentioning

confidence: 99%

A design method of capacitor arrays for high-resolution SAR ADCs

Shen

Liang³

et al. 2020

View full text Add to dashboard Cite

Purpose The design method of high-resolution capacitor arrays was proposed to improve the precision of successive approximation register (SAR) analog-to-digital converters (ADCs) without calibration and optimize the circuit area. Design/methodology/approach According to calculation of equivalent series capacitors and change of voltage at the comparator input node, two three-stage structures of capacitor arrays and a general design flow of the multi-stage capacitor arrays were presented. Non-ideal factors on the capacitor arrays were analyzed, and the applications of the two structures were explained based on the capacitor mismatch. Findings A multi-stage capacitor array for 16-bit SAR ADCs was implemented. The simulation result shows that its nonlinear error was less than 0.3LSB with no gain error and the sampling capacitance accounted for 92.42% of the total capacitance. Effects of capacitive parasitic and mismatch on capacitor arrays were confirmed. Originality/value The proposed method focused on capacitor arrays design of high-resolution SAR ADCs. It effectively reduced nonlinear errors, improved SNR and optimized the area of SAR ADCs. The design method was suitable for SAR ADCs with different resolutions to improve their precision.

show abstract