1999
DOI: 10.1109/4.760373
|View full text |Cite
|
Sign up to set email alerts
|

A portable digital DLL for high-speed CMOS interface circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

1
55
0
2

Year Published

2008
2008
2017
2017

Publication Types

Select...
4
4

Relationship

0
8

Authors

Journals

citations
Cited by 171 publications
(58 citation statements)
references
References 13 publications
1
55
0
2
Order By: Relevance
“…It is difficult to hold the clock duty cycle at its ideal value 50%, irregularity in signal and variation (P and N MOS) in the long buffer. So the clock duty cycle deviates, the clock pulse may vanish inside the clock buffer, width becomes Shorten or lengthy (Garlepp et al, 1999).…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…It is difficult to hold the clock duty cycle at its ideal value 50%, irregularity in signal and variation (P and N MOS) in the long buffer. So the clock duty cycle deviates, the clock pulse may vanish inside the clock buffer, width becomes Shorten or lengthy (Garlepp et al, 1999).…”
Section: Methodsmentioning
confidence: 99%
“…This increase effectively shrinks the data valid window (t DQV ) and makes the system more subject to timing errors. In a Very Large Scale Integrated (VLSI) circuit design, it is advantageous to use a digital DLL design (Garlepp et al, 1999), for its portability across process nodes.…”
Section: Introductionmentioning
confidence: 99%
“…In DLL, VCDL is used in place of VCO which makes it differ from PLL. If frequency multiplier operation is not needed then a DLL is preferred over PLL because of high stability, less locking time and no jitter accumulation [2], [3]. DLL has a wide number of applications such as clock generators in DRAM ICs, microprocessors, clock de-skewing circuits [4], [5].…”
Section: Introductionmentioning
confidence: 99%
“…1 (d), shows high phase-resolution, less dependance on process variation and higher tunability range. When the circuit described in [3] was used multiple times, 8 clock phases could be generated from an original clock, as shown in Fig. 1 (a).…”
Section: Proposed Architecturementioning
confidence: 99%
“…The 8 phases of the clock are generated using a PI circuit that takes two clocks as an input and generate a third that has a phase between the original two clocks. The PI circuit detailed in [3], and shown in Fig. 1 (d), shows high phase-resolution, less dependance on process variation and higher tunability range.…”
Section: Proposed Architecturementioning
confidence: 99%