2021
DOI: 10.17762/turcomat.v12i2.1432
|View full text |Cite
|
Sign up to set email alerts
|

A Review on Design and Development of Performance Evaluation Model for Bio-Informatics Data Using Hadoop

Abstract: The paper reviews the usage of the platform Hadoop in applications for systemic bioinformatics. Hadoop offers another system for Structural Bioinformatics to break down broad fractions of the Protein Data Bank that is crucial to high-throughput investigations of (for example) protein-ligand docking, protein-ligand complex clustering, and structural alignment. In specific, we review different applications of high-throughput analyses and their scalability in the literature using Hadoop. In comparison to revising… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…AMS1084CM-3.3 and AMS1084CM-1.5, which have a voltage accuracy of 1%, a current limit voltage of 6.5 V and an overheat protection function, are selected to power each module of the system. The EP1C12Q240C8 chip is selected to build the minimum system, and an active crystal with an oscillation frequency of 50 MHz is used to provide an external clock input signal for the FPGA [10][11][12] . The EP1C12Q240C8 minimum system mainly consists of a clock management circuit and a configuration data carrier circuit.…”
Section: Hardware Design Of Secure Storage Platform For Communication...mentioning
confidence: 99%
“…AMS1084CM-3.3 and AMS1084CM-1.5, which have a voltage accuracy of 1%, a current limit voltage of 6.5 V and an overheat protection function, are selected to power each module of the system. The EP1C12Q240C8 chip is selected to build the minimum system, and an active crystal with an oscillation frequency of 50 MHz is used to provide an external clock input signal for the FPGA [10][11][12] . The EP1C12Q240C8 minimum system mainly consists of a clock management circuit and a configuration data carrier circuit.…”
Section: Hardware Design Of Secure Storage Platform For Communication...mentioning
confidence: 99%