2020
DOI: 10.1109/access.2020.3028444
|View full text |Cite
|
Sign up to set email alerts
|

A Simplified Virtual Vector PWM Algorithm to Balance the Capacitor Voltages of Four-Level Diode-Clamped Converter

Abstract: The voltage balancing problem of dc-link capacitors in multilevel diode-clamped converters limits their applications in industry under some operational conditions. Virtual vector PWM (VVPWM) can attain the capacitor voltage balancing under all operational conditions but it increases the complexity and computation burden by increasing the number of triangular regions for higher levels as compared to conventional space vector PWM (CSVPWM). In order to solve the dc-link voltage balancing problem in four-level dio… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
8
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 22 publications
(8 citation statements)
references
References 56 publications
0
8
0
Order By: Relevance
“…Other methods propose the regulation of the dwell times of the switching states to balance the NPC, for 3-level [122] and for 4-level [123] or, at least, to reduce the output voltage distortion [95].…”
Section: Closed-loop Techniquesmentioning
confidence: 99%
“…Other methods propose the regulation of the dwell times of the switching states to balance the NPC, for 3-level [122] and for 4-level [123] or, at least, to reduce the output voltage distortion [95].…”
Section: Closed-loop Techniquesmentioning
confidence: 99%
“…The total power loss, P L is the sum of conduction and switching losses, which is represented in the following: P L = P CL,DIODE + P CL,IGBT + P SL,DIODE + P SL,IGBT (19) The equation below is used to calculate the efficiency, η of the converter, in which P O stands for the output power of the converter:…”
Section: Analysis Of Power Loss and Efficiencymentioning
confidence: 99%
“…As for DCMI, there are two possible solutions that can be adopted to overcome the unbalanced voltage problem. One solution is via the modification of the pulsewidth modulation (PWM) switching pattern [17][18][19][20][21]. The switching pattern is normally selected from the redundant switching states.…”
Section: Introductionmentioning
confidence: 99%
“…A generalized mechanism for investigating the capacitor voltage imbalance in the four-level topologies was provided in [27]. The three capacitor currents [23], [27], [31]- [34] or using voltage-balance circuitry [35], [36]. The variable-carrier scheme (VCS) can effectively control the voltage balance among the three capacitors [27], [34], thus it is chosen to balance the capacitor voltages in this work.…”
Section: Voltage Balancing Control Of the Dc-link Capacitorsmentioning
confidence: 99%