2013
DOI: 10.1007/978-3-642-45073-0_2
|View full text |Cite
|
Sign up to set email alerts
|

A Smart Memory Accelerated Computed Tomography Parallel Backprojection

Abstract: Abstract. As nanoscale lithography challenges mandate greater pattern regularity and commonality for logic and memory circuits, new opportunities are created to affordably synthesize more powerful smart memory blocks for specific applications. Leveraging the ability to embed logic inside the memory block boundary, we demonstrate the synthesis of smart memory architectures that exploits the inherent memory address patterns of the backprojection algorithm to enable efficient parallel image reconstruction at mini… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 7 publications
0
2
0
Order By: Relevance
“…PDAP is a quality FOM which defines the cost function of the proposed design and is defined as the product of Pd, tp and Area (A) [47, 49] expressed as normalPDAP=PdtpA. The PDAP comparison of the proposed method with state‐of‐the‐art methods is shown in Table 13. The results prove that the proposed design offers 53%, 19% PDAP metric lesser than DAP [30], MRBECC [44] and 11.6% higher than JTEC [36] method, where JTEC can correct random and burst error of three bits.…”
Section: Performance Analysis and Evaluationmentioning
confidence: 99%
See 1 more Smart Citation
“…PDAP is a quality FOM which defines the cost function of the proposed design and is defined as the product of Pd, tp and Area (A) [47, 49] expressed as normalPDAP=PdtpA. The PDAP comparison of the proposed method with state‐of‐the‐art methods is shown in Table 13. The results prove that the proposed design offers 53%, 19% PDAP metric lesser than DAP [30], MRBECC [44] and 11.6% higher than JTEC [36] method, where JTEC can correct random and burst error of three bits.…”
Section: Performance Analysis and Evaluationmentioning
confidence: 99%
“…The cost function depends on the area, delay and power of the design. These are important parameters of the figure of merit (FOM) which are used for measuring the efficacy of a logic system [4749]. The energy, performance, and quality of any digital implementation depend on the above parameters [48].…”
Section: Performance Analysis and Evaluationmentioning
confidence: 99%