A survey of techniques for improving error-resilience of DRAM

Mittal, Sparsh; Inukonda, Maruthi S.

doi:10.1016/j.sysarc.2018.09.004

Cited by 23 publications

(4 citation statements)

References 21 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Gray codes are known as unit distance codes (single-step or monostrophic). A unit distance code is an unweighted code that changes only one digit position when moving from one number to another in a number sequence [12,13].…”

Section: Presentation Of the Main Materials Of The Studymentioning

confidence: 99%

Сoding to Reduce the Energy of Data Movement

Yareshchenko¹,

Kosenko²

2023

CNCS

View full text Add to dashboard Cite

The problem of reducing power dissipation in global interconnection lines while maintaining high performance is considered in the paper. High switching activity leads to significant communication losses due to communication capacitances between long lines. New byte-addressed non-volatile memory technologies, such as phase change memory, enable systems with large persistent memory, improving reliability and potentially reducing power consumption. However, these technologies only support a limited number of write operations over the lifetime per cell, and consume most of their power when the state of a bit changes during a write. Low power coding techniques are required to reduce switching activity during device-to-device or on-chip communications. The purpose of the article is to develop a method for constructing a set of unit distance codes, analyzing their characteristics and choosing codes that satisfy the given properties. The address bus coding methods with the least switching activity are considered. To reduce dynamic energy losses in the address bus and minimize communication losses between closely spaced lines, Gray code is used, which has a number of disadvantages. Conclusions. The type of codes that have the same properties as Gray codes, i.e. unit distance codes, is determined. A method for constructing a set of unit distance codes, analyzing their characteristics, and choosing codes that satisfy the given properties has been developed. By using the entire set of codes, developers have more choices than using only Gray codes, and this leads to better results.

show abstract

Section: Presentation Of the Main Materials Of The Studymentioning

confidence: 99%

Сoding to Reduce the Energy of Data Movement

Yareshchenko¹,

Kosenko²

2023

CNCS

View full text Add to dashboard Cite

show abstract

“…Fig. 16 shows the control of the strong and weak ECCs by adjusting X [91], where Pn(X) is a probability density function (PDF) of error correction capability corresponding to X [92].…”

Section: Error Predictionmentioning

confidence: 99%

Review of Memory RAS for Data Centers

Lee,

Kim,

Kim

et al. 2023

IEEE Access

View full text Add to dashboard Cite

Multi-bit error and downtime due to uncorrectable error (UE) in a dual in line memory module (DIMM) have received great attention in data centers for its high repair or replacement cost. These problems can be alleviated by utilizing ECC (Error Correction Code) technology, which enables prompt error correction during initial occurrences and prediction of future UEs based on recurring error patterns. The technologies for addressing errors can be categorized into reliability, availability, and serviceability (RAS), and need to be optimized using various parameters such as accuracy, recall, F-measures, and cost reduction. This paper describes an overview of the current RAS technologies and trends in memory for data centers, which includes an analysis of conventional ECC technologies and their recent developments. Once UEs cannot be completely eliminated with ECCs, page offline methods based on analysis on error patterns and characterization of UE can be performed. Recent research trends for reducing memory capacity wasted by UE and page offline have been towards on-die ECC in high bandwidth memory architecture. INDEX TERMSCorrectable error (CE), error correction code (ECC), memory reliability, availability, serviceability (RAS), and uncorrectable error (UE).

show abstract

“…To protect the system from bitflips, error-correcting code (ECC) memory features in almost all architectures used in HPC (see, e.g. Mittal and Inukonda, 2018, for a recent review). The associated overhead in terms of performance, storage, and power consumption is not negligible.…”

Section: Taxonomymentioning

confidence: 99%

Resilience and fault tolerance in high-performance computing for numerical weather and climate prediction

Benacchio

Bonaventura

Altenbernd

et al. 2021

The International Journal of High Performance Computing Applica

View full text Add to dashboard Cite

Progress in numerical weather and climate prediction accuracy greatly depends on the growth of the available computing power. As the number of cores in top computing facilities pushes into the millions, increased average frequency of hardware and software failures forces users to review their algorithms and systems in order to protect simulations from breakdown. This report surveys hardware, application-level and algorithm-level resilience approaches of particular relevance to time-critical numerical weather and climate prediction systems. A selection of applicable existing strategies is analysed, featuring interpolation-restart and compressed checkpointing for the numerical schemes, in-memory checkpointing, user-level failure mitigation and backup-based methods for the systems. Numerical examples showcase the performance of the techniques in addressing faults, with particular emphasis on iterative solvers for linear systems, a staple of atmospheric fluid flow solvers. The potential impact of these strategies is discussed in relation to current development of numerical weather prediction algorithms and systems towards the exascale. Trade-offs between performance, efficiency and effectiveness of resiliency strategies are analysed and some recommendations outlined for future developments.

show abstract

A survey of techniques for improving error-resilience of DRAM

Cited by 23 publications

References 21 publications

Сoding to Reduce the Energy of Data Movement

Сoding to Reduce the Energy of Data Movement

Review of Memory RAS for Data Centers

Resilience and fault tolerance in high-performance computing for numerical weather and climate prediction

Contact Info

Product

Resources

About