2003
DOI: 10.1016/s0920-3796(03)00381-8
|View full text |Cite
|
Sign up to set email alerts
|

A “Universal Time” system for ASDEX upgrade

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
10
0

Year Published

2004
2004
2016
2016

Publication Types

Select...
6

Relationship

3
3

Authors

Journals

citations
Cited by 17 publications
(10 citation statements)
references
References 2 publications
0
10
0
Order By: Relevance
“…For RT DAQ, on the other hand, the requirement is not to 4 The present development emerged from the first HOTLink serial I/O-cards developed in 1999 [10] for the Mirnov and Soft-Xray diagnostics in combination with the ideas developed for the Universal Time-to-Digital Converter (UTDC) [11]. The UTDC was built for the renewal of the ASDEX Upgrade control system and to satisfy the need for a new central experiment timing system.…”
Section: Hardware Platform and Osmentioning
confidence: 99%
“…For RT DAQ, on the other hand, the requirement is not to 4 The present development emerged from the first HOTLink serial I/O-cards developed in 1999 [10] for the Mirnov and Soft-Xray diagnostics in combination with the ideas developed for the Universal Time-to-Digital Converter (UTDC) [11]. The UTDC was built for the renewal of the ASDEX Upgrade control system and to satisfy the need for a new central experiment timing system.…”
Section: Hardware Platform and Osmentioning
confidence: 99%
“…The system integrates a universal time-to-digital converter 4 resolution, a maximum sampling rate of 200 MSamples/s, and a total of 512 MB memory per channel. 5 Each reflectometer channel uses two (I and Q) acquisition channels.…”
Section: Reflectometry Diagnosticmentioning
confidence: 99%
“…Instead of memories they have 16-bit parallel shift registers to hold and transport the samples from the inputs along the chain. This chain of shift registers is driven by a clock directly derived from the HOTLink II clock on the SIO card which in turn is synchronized with the central experiment clock via the embedded TDC (time to digital converter, described elsewhere: [2], [3]). …”
Section: How Sio and Pipeline Address The Requirementsmentioning
confidence: 99%
“…The behaviour of the front-end modules, the pipeline, and the FPGA logic in the SIO interface is completely deterministic. On the computer side, a soft real-time OS 2 conforming to POSIX 1003.1b real-time extension standards is required to provide an appropriate environment for the DAQ supervision process as well as for the RT data analysis and RT communication with Control. While this development was initially motivated by the need to replace existing serial input modules, it soon turned out that together with the front-end pipeline it could serve as a new general DAQ concept for ASDEX Upgrade covering real-time needs as well as refurbishment requirements of old CAMAC diagnostics.…”
Section: Introductionmentioning
confidence: 99%