A Variable Threshold Voltage CMOS Comparator for Flash Analog to Digital Converter

Abstract

This paper presents a variable threshold voltage CMOS comparator for flash analog to digital converter. The proposed comparator has single-ended type of architecture. The comparator is designed and analyzed by Cadence Virtuoso Analog Design Environment using UMC 180nm technology. The proposed comparator consumes peak power of 34.97 μW from 1.8 V power supply. It achieves the power delay product (PDP) of 8 fJ and propagation delay of 230 ps. The designed comparator eliminates the requirement of resistive ladder network for reference voltage generation. This makes it highly suitable in the design of flash analog to digital converter. General TermsComparator, analog to digital converter, propagation delay KeywordsVariable threshold voltage, threshold inverter quantization, flash ADC, power delay product.