2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS) 2017
DOI: 10.1109/icecs.2017.8292052
|View full text |Cite
|
Sign up to set email alerts
|

A VCO-free low-power fully digital BPSK demodulator for implantable biomedical microsystems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…Taking complexity and power consumption into consideration, we select amplitude shift keying (ASK) and binary phase shift keying (BPSK) as the simplest digital modulation techniques for load modulation in the mote, and Hamming (15,11) and Reed-Solomon (RS) (31,26) codes as short linear block codes for error-correction coding. The ASK and BPSK modulation schemes proposed can be implemented in µm scale [30], [31]. The data rate deployed depends on the application of the mote and the rate of sensor measurements.…”
Section: F Modulation and Error-correction Codingmentioning
confidence: 99%
“…Taking complexity and power consumption into consideration, we select amplitude shift keying (ASK) and binary phase shift keying (BPSK) as the simplest digital modulation techniques for load modulation in the mote, and Hamming (15,11) and Reed-Solomon (RS) (31,26) codes as short linear block codes for error-correction coding. The ASK and BPSK modulation schemes proposed can be implemented in µm scale [30], [31]. The data rate deployed depends on the application of the mote and the rate of sensor measurements.…”
Section: F Modulation and Error-correction Codingmentioning
confidence: 99%
“…The voltage clipper proposed in previous works 18,19 is used here to recover synchronous clock. The most advantages of the proposed DPSK are low power consumption and high area efficiency.…”
Section: Introductionmentioning
confidence: 99%
“…The most advantages of the proposed DPSK are low power consumption and high area efficiency. The voltage clipper proposed in previous works 18,19 is used here to recover synchronous clock. The time domain analysis of the voltage clipper is presented in Hosseinnejad et al 18 The voltage mode analysis of the clipper is described in this study.…”
Section: Introductionmentioning
confidence: 99%