2006
DOI: 10.1109/tnn.2005.860850
|View full text |Cite
|
Sign up to set email alerts
|

A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent Plasticity

Abstract: Abstract-We present a mixed-mode analog/digital VLSI device comprising an array of leaky integrate-and-fire (I&F) neurons, adaptive synapses with spike-timing dependent plasticity, and an asynchronous event based communication infrastructure that allows the user to (re)configure networks of spiking neurons with arbitrary topologies. The asynchronous communication protocol used by the silicon neurons to transmit spikes (events) off-chip and the silicon synapses to receive spikes from the outside is based on the… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

7
591
0
3

Year Published

2011
2011
2021
2021

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 871 publications
(601 citation statements)
references
References 43 publications
7
591
0
3
Order By: Relevance
“…The winning pixel will then produce a constant output current I wta , which is independent of the input, and source it to the pixel's leaky Integrate and Fire (I&F) neuron. This circuit, fully characterized in Indiveri et al 2006 [15], produces voltage pulses (spikes) at a rate which is proportional to it's input current. Each time a spike is emitted from a neuron, the address of the spiking pixel is encoded on a digital bus, instantaneously.…”
Section: The Selective Attention Chipmentioning
confidence: 99%
“…The winning pixel will then produce a constant output current I wta , which is independent of the input, and source it to the pixel's leaky Integrate and Fire (I&F) neuron. This circuit, fully characterized in Indiveri et al 2006 [15], produces voltage pulses (spikes) at a rate which is proportional to it's input current. Each time a spike is emitted from a neuron, the address of the spiking pixel is encoded on a digital bus, instantaneously.…”
Section: The Selective Attention Chipmentioning
confidence: 99%
“…Here again there have been two threads of development. In the "neuromorphic" approach [20], chips use analogue circuitry to emulate as closely as possible the actual biophysics of real neurons [60]. The "neuroprocessor" approach [35], by contrast, attempts to use general-purpose digital components with an internal structure optimised for massively parallel neural processing.…”
Section: Dedicated Neural Hardwarementioning
confidence: 99%
“…Functional networks of silicon spiking neurons are shown to be useful in a wide variety of applications [5]- [10]. Recent research efforts have concentrated on realtime event-based computation, so-called temporal cording, in which coincidence or synchrony detection plays essential roles in neural information processing, such as auditory perception [6], onset detection [8], and learning and memory [9]- [10].…”
Section: Introductionmentioning
confidence: 99%
“…Recent research efforts have concentrated on realtime event-based computation, so-called temporal cording, in which coincidence or synchrony detection plays essential roles in neural information processing, such as auditory perception [6], onset detection [8], and learning and memory [9]- [10]. Temporal filtering properties are also significant to extract temporal structure of spike sequences in which information may be encoded.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation