AbstractSDRs: Bring Down the Two-Language Barrier With Julia Language for Efficient SDR Prototyping

Lavaud, Corentin; Gerzaguet, Robin; Gautier, Matthieu; Berder, Olivier

doi:10.1109/les.2021.3054174

Cited by 3 publications

(1 citation statement)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Many SDR architectures have been proposed: some based on General Purpose Processors (GPP), Digital Signal Processors (DSP) or on specific hardware such as Field Programmable Gate Arrays (FPGA) [2]. More recently, the advances in hardware integration and efficient software methodologies [3] allow the emergence of embedded SDR architectures based on System on Chip (SoC) that combines hardware and software computational resources. This paves the way for high performance SDR applications such as wideband channel sounding, reconfigurable cellular base stations, etc.…”

Section: Introductionmentioning

confidence: 99%

LOLA SDR: Low Power Low Latency Software Defined Radio for Broadcast Audio Applications

Etrillard¹,

Gerzaguet

Feichter³

et al. 2023

IEEE Trans. Circuits Syst. II

Self Cite

View full text Add to dashboard Cite

This brief proposes a new low power, low latency and low cost reconfigurable architecture for software defined radio. Due to their flexibility and reconfigurability, software defined radios are now massively used as wideband transceivers, channel sounders or network gateways. However, they often struggle to meet the desired requirements in terms of energy consumption and throughput. In this brief, we present a new architecture capable of tackling these challenges, by combining an off-the-shelf generic radio component with a low power microcontroller associated to a Fourier transform coprocessor. To prove the benefit of our approach, after describing the key assets of the architecture, we derive a complete physical layer dedicated to audio broadcast applications. This chain is capable of streaming High Definition audio stream in real time with low power (437 mW) and very low latency (854 µs). We show that our processing chain can be flawlessly run on our architecture paving the way for larger adoption of a new generation of low power low latency software defined radio architectures.

show abstract

Section: Introductionmentioning

confidence: 99%