Accelerated online error detection in many-core microprocessor architectures

Kaliorakis, Manolis; Psarakis, Mihalis; Foutris, Nikos; Gizopoulos, Dimitris

doi:10.1109/vts.2014.6818755

Cited by 16 publications

(38 citation statements)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Additionally total test volume is assumed to be 16KB per core. The total number of processing cores and test volume match those reported in [31] to have a fair comparison with their reported results. Table 4 illustrates a range of solutions for testing a many-core processor.…”

Section: Test Timesupporting

confidence: 68%

“…As shown, one can select a smaller cluster size with a larger hardware overhead to achieve a testing solution with a smaller test time and hence a lower fault detection latency and vice versa. Table 4, we consider a similar work proposed for online testing of a many-core architecture presented in [31]. The best test time reported in [31] for simultaneous testing of 12 processing cores is 3.2 × 10 6 cycles.…”

Section: Test Timementioning

confidence: 99%

“…Table 4, we consider a similar work proposed for online testing of a many-core architecture presented in [31]. The best test time reported in [31] for simultaneous testing of 12 processing cores is 3.2 × 10 6 cycles. Since the total number of processing cores in their architecture is 48, their test cycle duration is 12.8 × 10 6 cycles (4 × 3.2 × 10 6 cycles).…”

Section: Test Timementioning

confidence: 99%

“…An emerging trend in this research area is adapting these techniques to multicore and many-core processors [9,30,31]. In [30] a software-based self-test approach has been developed for symmetric shared-memory multiprocessors considering the most common interconnection architectures, shared bus and crossbar switch.…”

Section: Introductionmentioning

confidence: 99%

“…In [30] a software-based self-test approach has been developed for symmetric shared-memory multiprocessors considering the most common interconnection architectures, shared bus and crossbar switch. In a later work [31], a test program parallelization method has been proposed to accelerate online permanent fault detection in many-core architectures. However, execution of test routines in multicore architectures imposes severe contention on shared resources, including shared memory subsystem and interconnection network, limiting the applicability of currently proposed techniques for online testing of processor architectures with a large number of processing cores.…”

Section: Introductionmentioning

confidence: 99%

See 4 more Smart Citations

Stochastic testing of processing cores in a many-core architecture

Kamran

Navabi

2016

Integration

View full text Add to dashboard Cite

Section: Test Timesupporting

confidence: 68%

Section: Test Timementioning

confidence: 99%

Section: Test Timementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

Stochastic testing of processing cores in a many-core architecture

Kamran

Navabi

2016

Integration

View full text Add to dashboard Cite

Online Software-Based Self-Testing in the Dark Silicon Era

Haghbayan

Rahmani

Miele

et al. 2017

The Dark Side of Silicon

View full text Add to dashboard Cite

the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use. The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made.

show abstract

Exploring System Availability During Software-Based Self-Testing of Multi-core CPUs

2018

View full text Add to dashboard Cite

As technology scales, the increased vulnerability of modern systems due to unreliable components becomes a major problem in the era of multi-/many-core architectures. Recently, several on-line testing techniques have been proposed, aiming towards error detection of wear-out/aging-related defects that can appear during the lifetime of a system. In this work, firstly we investigate the relation between system test latency and test-time overhead in multi-/many-core systems with shared Last-Level Cache (LLC) for periodic Software-Based Self-Testing (SBST), under different test scheduling policies. Secondly, we propose a new methodology aiming to reduce the extra overhead related to testing that is incurred as the system scales up (i.e., the number of on-chip cores increases). The investigated scheduling policies primarily vary the number of cores concurrently under test in the overall system test session. Our extensive, workload-driven dynamic exploration reveals that there is an inverse relationship between the two test measures; as the number of cores concurrently under test increases, system test latency decreases, but at the cost of significantly increased test time, which sacrifices system availability for the actual workloads. Under given system test latency constraints, which dictate the recovery time in the event

show abstract

Accelerated online error detection in many-core microprocessor architectures

Cited by 16 publications

References 12 publications

Stochastic testing of processing cores in a many-core architecture

Stochastic testing of processing cores in a many-core architecture

Online Software-Based Self-Testing in the Dark Silicon Era

Exploring System Availability During Software-Based Self-Testing of Multi-core CPUs

Contact Info

Product

Resources

About