2013 23rd International Conference on Field Programmable Logic and Applications 2013
DOI: 10.1109/fpl.2013.6645508
|View full text |Cite
|
Sign up to set email alerts
|

Accelerating solvers for global atmospheric equations through mixed-precision data flow engine

Abstract: One of the most essential and challenging components in a climate system model is the atmospheric model. To solve the multi-physical atmospheric equations, developers have to face extremely complex stencil kernels. In this paper, we propose a hybrid CPU-FPGA algorithm that applies single and multiple FPGAs to compute the upwind stencil for the global shallow water equations. Through mixed-precision arithmetic, we manage to build a fully pipelined upwind stencil design on a single FPGA, which can perform 428 fl… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
10
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
6
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 29 publications
(10 citation statements)
references
References 14 publications
0
10
0
Order By: Relevance
“…Oriato et al show a speed‐up of a meteorological limited area model of up to a factor of 74 on a dataflow node (which is based on FPGAs) compared to a X86 CPU computing node [ Oriato et al ., ]. Gan et al run a global shallow water model on four FPGAs with a 330 times speed‐up over a 6‐core CPU [ Gan et al ., ]. We note that it is extremely difficult to make fair comparisons between hardware which is as different as CPUs and FPGAs.…”
Section: Introductionmentioning
confidence: 99%
“…Oriato et al show a speed‐up of a meteorological limited area model of up to a factor of 74 on a dataflow node (which is based on FPGAs) compared to a X86 CPU computing node [ Oriato et al ., ]. Gan et al run a global shallow water model on four FPGAs with a 330 times speed‐up over a 6‐core CPU [ Gan et al ., ]. We note that it is extremely difficult to make fair comparisons between hardware which is as different as CPUs and FPGAs.…”
Section: Introductionmentioning
confidence: 99%
“…Hardware designers developed tools to support the automatic conversion of floating point values to fixed point ones [3,13,19,27]. More recent work in this field aims at exploiting fixed point arithmetics on FPGA accelerators to speedup floating point applications, such as [20].…”
Section: Related Workmentioning
confidence: 99%
“…For example, Oriato et al [ 10 ] encode the dynamical core of a limited area meteorological model on an FPGA and report a 74× speed-up compared with a 12-core multi-threaded central processing unit (CPU) implementation. A related study [ 11 ] uses the technology to integrate a global atmospheric shallow-water system to achieve a 14× acceleration and a 9× increase in energy efficiency compared with a hybrid CPU–GPU implementation. In both of these studies, a variety of reduced precision techniques are used to maximize the efficiency of the FPGA’s finite computational resources.…”
Section: Introductionmentioning
confidence: 99%