Accurate Stochastic Computing Using a Wire Exchanging Unipolar Multiplier

Joe, Hounghun; Cho, Manhee; Kim, Young‐Min

doi:10.1109/isocc.2018.8649892

Cited by 1 publication

(3 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Thus, refs. [20,21] have proposed techniques for sharing random number generators to reduce both circuit area and latency. However, sharing LFSRs introduces accuracy loss due to the correlation between probability values [22,23].…”

Section: Sc Utilizing Shared Random Number Sourcementioning

confidence: 99%

“…To mitigate the correlation, ref. [21] has proposed cyclically shifting the output of the random number generator, and this technique was used in a designed SC circuit for image processing, resulting in a reduction in circuit area [21].…”

Section: Sc Utilizing Shared Random Number Sourcementioning

confidence: 99%

“…In [20,21], the proposed technique for sharing random number generators was implemented using a circular shifter to reduce the correlation between probability values. However, this work explored an alternative approach using a combinational circuit.…”

Section: Sc Utilizing Shared Random Number Sourcementioning

confidence: 99%

See 2 more Smart Citations

Parallel Stochastic Computing Architecture for Computationally Intensive Applications

Kim

Jeong

et al. 2023

Electronics

View full text Add to dashboard Cite

Stochastic computing requires random number generators to generate stochastic sequences that represent probability values. In the case of an 8-bit operation, a 256-bit length of a stochastic sequence is required, which results in latency issues. In this paper, a stochastic computing architecture is proposed to address the latency issue by employing parallel linear feedback shift registers (LFSRs). The proposed architecture reduces the latency in the stochastic sequence generation process without losing accuracy. In addition, the proposed architecture achieves area efficiency by reducing 69% of flip-flops and 70.4% of LUTs compared to architecture employing shared LFSRs, and 74% of flip-flops and 58% of LUTs compared to the architecture applying multiple LFSRs with the same computational time.

show abstract