Achieving Efficiencies Exceeding 99% in a Super-Junction 5-kW DC–DC Converter Power Stage Through the Use of an Energy Recovery Snubber and Dead-Time Optimization

Hopkins, Andrew; Proynov, Plamen; McNeill, Neville; Stark, Bernard H.; Mellor, P.H.

doi:10.1109/tpel.2017.2773459

Cited by 15 publications

(3 citation statements)

References 20 publications

(32 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…To ensure the measurement accuracy, all the channels are de-skewed and the offset is compensated before the measurement. Note that other measurements such as the calorimeter can be used to improve the measurement accuracy [33].…”

Section: Resultsmentioning

confidence: 99%

Mitigation of Motor Overvoltage in SiC-Based Drives Using Soft-Switching Voltage Slew-Rate ($dv/dt$) Profiling

Zhou

Diab

Yuan

et al. 2022

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

In silicon carbide (SiC) device based motor drives, the high voltage slew rate ( 𝒅𝒗/𝒅𝒕 ) associated with the fast switching transitions results in excessive motor overvoltage, due to the reflected wave phenomenon, which increases the motor winding insulation stress and causes premature failure while raises electromagnetic interference (EMI) problems. This article proposes a soft-switching voltage slew rate profiling approach to mitigate the motor overvoltage in SiC-based cable-fed drives. The proposed approach optimizes the rise/fall time of the output voltage according to the cable length, without altering the switching speed of the SiC devices. Since increasing the switching rise/fall time using conventional approaches, such as increasing the gate resistance, results in an increased switching power loss, the proposed profiling approach is implemented using a soft-switching inverter. The optimum rise/fall time that can significantly mitigate the overvoltage is derived using frequency and time domain analysis. The auxiliary resonant commutated pole inverter (ARCPI) is adopted as an example of the soft-switching inverter to experimentally verify the proposed slew rate profiling approach for the overvoltage mitigation. The analysis and experimental results show that the motor overvoltage is fully mitigated when the output voltage rise/fall time is set as the cable anti-resonance period, i.e., four times of the wave transmission time along the cable. Further, the slew-rate profiling approach along with the ARCPI reduces the switching loss and improves the EMI performance at high frequency region, compared with the conventional hard-switching converter. Specifically, the maximum efficiency of the ARCPI is about 99%.

show abstract

Section: Resultsmentioning

confidence: 99%

Mitigation of Motor Overvoltage in SiC-Based Drives Using Soft-Switching Voltage Slew-Rate ($dv/dt$) Profiling

Zhou

Diab

Yuan

et al. 2022

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

show abstract

“…Snubbers. This technique includes the approaches based on the use of an auxiliary circuit to suppress the impact of the SJ-FET body-diode on Q1 [29]- [31]. In general, this kind of approaches increases the number of elements, which is translated into higher cost and more parasites.…”

Section: B Reverse Recovery Of a Sj-fet (Dynamic Analysis)mentioning

confidence: 99%

Improving the Third Quadrant Operation of Superjunction MOSFETs by Using the Cascode Configuration

Rodríguez

Lamar

Roig

et al. 2019

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

In this paper, the third quadrant behavior of a High-Voltage (HV) Superjunction MOSFET (SJ-FET) in Cascode Configuration (CC) with a Low-Voltage silicon MOSFET (LV-FET) is deeply studied by means of an analytical model and experimental data. The third quadrant dynamic behavior of the SJ-CCs is compared to the standalone counterparts by evaluating their reverse recovery time (tRR), reverse recovery peak current (IRRM) and reverse recovery charge (QRR). An analytical model and experimental results show that the SJ-CC avoids or mitigates the activation of the SJ-FET body-diode during the third quadrant operation. As a consequence, the SJ-CC strongly improves the widely used Figure-of-Merit (FoM) RON·QRR, which considers the on-state resistance of the transistors ( RON). In addition, the results obtained using a SJ-CC are similar or better than the achieved by SJ-FETs with enhanced reverse recovery (i.e., irradiated SJ-FETs). This paper also includes a comparison with commercial wide bandgap switches, concluding that the RON·QRR value provided by the SJ-CC is around eight times higher than the provided by a commercial GaN cascode.

show abstract

“…Solutions proposed include the realization of VSCs by means of combined single-ended converters [5]. Other solutions include the implementation of synchronous (or 'triangular') conduction modes [6], [7], adding LC resonant circuitry to realize zero voltage switching [8], [9], or prearranged control strategies such as dead-time optimization [10]. This paper, aiming at the SJ MOSFET in an AC load current situation, proposes a dual-mode switching technique to address the detrimental influence of the MOSFET's output capacitance.…”

Section: Introductionmentioning

confidence: 99%

A High-Efficiency Super-Junction MOSFET based Inverter-Leg Configuration using a Dual-Mode Switching Technique

Feng

McNeill

Williams

2019

2019 IEEE Applied Power Electronics Conference and Exposition (APEC)

Self Cite

View full text Add to dashboard Cite

High-efficiency power converters have benefits of minimizing energy consumption, reducing costs, and realizing high power densities. The silicon super-junction MOSFET is an attractive device for high-efficiency applications. However, its highly non-linear output capacitance and the reverse recovery properties of its intrinsic diode must be addressed when used in voltage source converters. A dual-mode switching technique operating in conjunction with intrinsic diode deactivation circuitry is proposed in this paper. The technique is demonstrated in an 800-W inverter-leg configuration operating from a 400-V DC voltage rail and switching at 20 kHz. Intended applications include machine drives. The full-load efficiency reaches approximately 98.7% and no forced cooling is needed.

show abstract

Achieving Efficiencies Exceeding 99% in a Super-Junction 5-kW DC–DC Converter Power Stage Through the Use of an Energy Recovery Snubber and Dead-Time Optimization

Cited by 15 publications

References 20 publications

Mitigation of Motor Overvoltage in SiC-Based Drives Using Soft-Switching Voltage Slew-Rate ($dv/dt$) Profiling

Mitigation of Motor Overvoltage in SiC-Based Drives Using Soft-Switching Voltage Slew-Rate ($dv/dt$) Profiling

Improving the Third Quadrant Operation of Superjunction MOSFETs by Using the Cascode Configuration

A High-Efficiency Super-Junction MOSFET based Inverter-Leg Configuration using a Dual-Mode Switching Technique

Contact Info

Product

Resources

About