Adaptable MOS current mode logic for use in a multi-band RF prescaler

Houlgate, Mark; Olszewski, D.J.; Abdelhalim, Karim; MacEachern, L.

doi:10.1109/iscas.2004.1329007

Cited by 8 publications

(5 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…RELATED WORK MCML was introduced by Mizuno et al [13] in 1996 as a high-speed, low-noise, and analog friendly logic family for mixed-signal environments, and has been used in applications, such as CORDIC circuits, optical communication transceivers, high-speed ring oscillators, frequency dividers, and multiplexer circuits [1], [14]- [17]. Design guidelines are provided in [18]- [20] for MCML logic gates and MCML circuits under process variations.…”

Section: Introductionmentioning

confidence: 99%

Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS

Bai

Song

Bojnordi

et al. 2016

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

This paper explores the use of MOS current-mode logic (MCML) as a fast and low noise alternative to static CMOS circuits in microprocessors, thereby improving the performance, energy efficiency, and signal integrity of future computer systems. The power and ground noise generated by an MCML circuit is typically 10-100× smaller than the noise generated by a static CMOS circuit. Unlike static CMOS, whose dominant dynamic power is proportional to the frequency, MCML circuits dissipate a constant power independent of clock frequency. Although these traits make MCML highly energy efficient when operating at high speeds, the constant static power of MCML poses a challenge for a microarchitecture that operates at the modest clock rate and with a low activity factor. To address this challenge, a single-core microarchitecture for MCML is explored that exploits the C-slow retiming technique, and operates at a high frequency with low complexity to save energy. This design principle contrasts with the contemporary multicore design paradigm for static CMOS that relies on a large number of gates operating in parallel at the modest speeds. The proposed architecture generates 10-40× lower power and ground noise, and operates within 13% of the performance (i.e., 1/ExecutionTime) of a conventional, eight-core static CMOS processor while exhibiting 1.6× lower energy and 9% less area. Moreover, the operation of an MCML processor is robust under both systematic and random variations in transistor threshold voltage and effective channel length.Index Terms-Architecture-circuit codesign, energy efficient, low noise, microprocessors, MOS current-mode logic (MCML). 1063-8210

show abstract

Section: Introductionmentioning

confidence: 99%

Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS

Bai

Song

Bojnordi

et al. 2016

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

show abstract

“…Due to these advantageous characteristics, MCML circuits have been implemented in various demanding applications such as high-speed ring oscillators, frequency dividers, and multi-channel data multiplexing [13,4,5,7]. Since the power consumption depends less strongly on the particular switching activity or the operating frequency, when used in multi-GHz applications, MCML circuits typically consume less power than conventional design styles.…”

Section: Introductionmentioning

confidence: 99%

Power-gated MOS current mode logic (PG-MCML)

Cevrero

Regazzoni

Schwander

et al. 2011

Proceedings of the 48th Design Automation Conference

View full text Add to dashboard Cite

MOS Current Mode Logic (MCML) is one of the most promising logic style to counteract power analysis attacks. Unfortunately, the static power consumption of MCML standard cells is significantly higher compared to equivalent functions implemented using static CMOS logic. As a result, the use of such a logic style is very limited in portable devices. Paradoxically, these devices are the most sensitive to physical attacks, thus the ones which would benefit more from the adoption of MCML.We propose to overcome this limitation by reducing drastically the static power consumption of MCML-based cryptographic circuits. To this end, we designed Power Gated MCML (PG-MCML), a standard cell library featuring a sleep transistor in every cell. The effects of the sleep transistor on performance as well as on area are negligible. Moreover, the proposed differential library is supported by conventional EDA tools.We evaluated our standard cell library using Advanced Encryption Standard (AES) as benchmark and we compared the power consumption, the area, and the DPA-resistance figures with the ones of static CMOS and conventional MCML. Our results show that our PG-MCML library can achieve a power consumption comparable with the one of static CMOS, thus proving that PG-MCML cells can suit the strict power budget of battery operated devices.

show abstract

“…Advancements in high-frequency mixed signal CMOS technology have resulted in improved digital logic families w ith reduced power dissipation at high frequencies, improved noise immunity, increased speed, and reduced switching noise. One such logic family is MOS Cur rent Mode Logic (MCML), which was first introduced in [9]* and has since been applied to high frequency microprocessors [10,11], data pipelines [12], asynchronous circuits [13], ring oscillators [14] and frequency dividers used in RF synthesizers [15][16][17][18][19][20][21][22][23]. In an attem pt to simplify the design of MCML, significant research has been performed into design method ologies which can be incorporated into automated computer algorithms [24][25][26].…”

Section: Chapter Overviewmentioning

confidence: 99%

“…Prescaler power dissipation as a function of operating frequency[16]. Using standard MCML, the power dissipation required for the highest frequency is used for operation in all bands.R ep ro d u ced with p erm ission o f th e copyright ow ner.…”

mentioning

confidence: 99%

Adaptable MOS current mode logic for multi-band frequency synthesizers

Houlgate¹

View full text Add to dashboard Cite

This manuscript has been reproduced from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.The quality o f this reproduction is dependent upon the quality o f the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion. (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning a t the upper left-hand comer and continuing from left to right in equal sections with small overlaps. ProQuest Information and Learning 300 North Zeeb Road, Ann Arbor, Ml 48106-1346 USA 800-521-0600 R ep ro d u ced with p erm ission o f th e copyright ow ner. Further reproduction prohibited w ithout perm ission. R ep ro d u ced with p erm ission o f th e copyright ow ner. Further reproduction prohibited w ithout perm ission. Oversize materials

show abstract

Adaptable MOS current mode logic for use in a multi-band RF prescaler

Cited by 8 publications

References 2 publications

Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS

Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS

Power-gated MOS current mode logic (PG-MCML)

Adaptable MOS current mode logic for multi-band frequency synthesizers

Contact Info

Product

Resources

About