Adaptive real-time image processing exploiting two dimensional reconfigurable architecture

Braun, Lars; Göhringer, Diana; Perschke, Thomas; Schatz, Volker; Hübner, Michael; Becker, Jürgen

doi:10.1007/s11554-008-0095-8

Cited by 15 publications

(5 citation statements)

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Thankfully, Shah [6] recently analyzed different video tracking algorithms on DSP fixedp point BF537 and from the findings of Shah we summarize the results as shown in Table I. Image size used in the experiments is 320 × 240 pixels per frame.…”

Section: B Discussionmentioning

confidence: 99%

See 1 more Smart Citation

Real-time object detection and tracking

Naeem

Ahmad

Tayyab

2013

Inmic

View full text Add to dashboard Cite

Real-time object detection and tracking is a vast, vibrant yet inconclusive and complex area of computer vision. Due to its increased utilization in surveillance, tracking system used in security and many others applications have propelled researchers to continuously devise more efficient and competitive algorithms . However, problems emerge in implementing object detection and tracking in real-time; such as tracking under dynamic environment, expensive computation to fit the real-time performance, or multi-camera multi-objects tracking make this task strenuously difficult. Though, many methods and techniques have been developed, but in this literature review we have discussed some famous and basic methods of object detection and tracking. In the end we have also given their general applications and results.

show abstract

Section: B Discussionmentioning

confidence: 99%

“…(2) Object tracking by using non-parametric local transformations [4]. (3) Object tracking by using Morphological based object detection [6]. (4) Object tracking by Kanade Lucas technique [3] and (5) Meanshift algorithm.…”

Section: Introductionmentioning

confidence: 99%

Real-time object detection and tracking

Naeem

Ahmad

Tayyab

2013

Inmic

View full text Add to dashboard Cite

show abstract

“…Autors of [5] present a two dimensional system approach exploiting dynamic and partial reconfiguration in order to adapt the system architecture to the current requirements of image processing applications. The developed FPGA architecture allows adapting the processing elements as well as the communication infrastructure.…”

Section: Related Workmentioning

confidence: 99%

An FPGA 2D-convolution unit based on the CAPH language

Aguilar-González

Arias-Estrada

Pérez-Patricio

et al. 2015

J Real-Time Image Proc

View full text Add to dashboard Cite

International audienceConvolution is an important operation in image processing applications, such as edge detection, sharpening , adding blurring and so on. Convolving video streams in real-time is a challenging task for PC systems, however, FPGA devices can successfully be used in these tasks. In this article, the design and implementation of a reconfigurable FPGA architecture for 2D-convolution filtering is described. The filtered frames are calculated at a rate of 103 frames per second for images up to 1200×720 pixel resolution. By using a shift-based arithmetic and circular buffers, the developed FPGA architecture allows to reduce the hardware resources consumption up to 98% compared to the conventional convolution implementations , provides high speed processing and enables to manage large number of different convolution kernels. On the other hand, by using the CAPH language it is possible to reduce the design time up to 75% compared to the plain VHDL design. Furthermore, to maintain high flexibility in concordance with the input video, the developed hardware allows to configure the resolution of the input images with values of 3 × Y up to 1200 × Y , and allows scalability for different sizes of convolution kernels of simple and systematic form. Finally , the developed FPGA architecture for the proposed method was implemented and validated in an FPGA Cyclone II EP2C35F672C6 embedded in an Altera development board DE2

show abstract

“…FPGAs are used for the implementation of real-time vision algorithms that construct a threedimensional map of the environment surrounding the mobile robot. In Braun et al [2009] the authors present a two-dimensional system approach exploiting dynamic and partial reconfiguration for loading video image processing algorithms on-demand. The goal is to adapt the configuration in correspondence to the changing requirements of the application depending on the image content.…”

Section: Dynamic Reconfiguration On Bebotmentioning

confidence: 99%

Applying dynamic reconfiguration in the mobile robotics domain

Nava

Sciuto

Santambrogio

et al. 2011

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

Mobile robots are widely used in industrial environments and are expected to be widely available in human environments in the near future, for example, in the area of care and service robots. This article proposes an implementation for a highly customizable color recognition module based on Field Programmable Gate Array (FPGA) hardware to accomplish tasks like real-time frame processing for image streams. In comparison to a pure software solution on a CPU, an attached FPGA-based hardware accelerator enables real-time image processing and significantly reduces the required computing power of the CPU. Instead, the CPU can be used for tasks that cannot be efficiently implemented on FPGAs, for example, because of a large control overhead. We concentrate on a multirobot scenario where a group of robots follows a human team member by keeping a specific formation in order to support the human in exploration and object detection. Additionally, the robots provide a communication infrastructure to maintain a stable multihop communication network between the human and a base station recording all actions and evaluating the captured images and transmitted data. Depending on the current operating conditions, the robot system has to be able to execute a wide variety of different tasks. Since only a small number of tasks have to be executed concurrently, dynamic reconfiguration of the FPGA can be used to avoid the parallel implementation of all tasks on the FPGA. Within this context, this article discusses application fields where dynamic reconfiguration of FPGA-based coprocessors significantly reduces the CPU load and presents examples of how dynamic reconfiguration can be used in exploration.

show abstract

Adaptive real-time image processing exploiting two dimensional reconfigurable architecture

Cited by 15 publications

References 19 publications

Real-time object detection and tracking

Real-time object detection and tracking

An FPGA 2D-convolution unit based on the CAPH language

Applying dynamic reconfiguration in the mobile robotics domain

Contact Info

Product

Resources

About