2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) 2013
DOI: 10.1109/sispad.2013.6650653
|View full text |Cite
|
Sign up to set email alerts
|

Addressing key challenges in 1T-DRAM: Retention time, scaling and variability — Using a novel design with GaP source-drain

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…When millions of the 1T DRAM cells are integrated within a single array, the variation in the cell leads to data corruption during the memory operation. The 1T DRAM array should guarantee at least 98% of cells enable to work despite the device variability for its normal operation [ 22 ]. Aggressively scaled FBFETs suffer from random dopant fluctuation, causing device-to-device variation.…”
Section: Introductionmentioning
confidence: 99%
“…When millions of the 1T DRAM cells are integrated within a single array, the variation in the cell leads to data corruption during the memory operation. The 1T DRAM array should guarantee at least 98% of cells enable to work despite the device variability for its normal operation [ 22 ]. Aggressively scaled FBFETs suffer from random dopant fluctuation, causing device-to-device variation.…”
Section: Introductionmentioning
confidence: 99%