2007
DOI: 10.1109/mdt.2007.179
|View full text |Cite
|
Sign up to set email alerts
|

Aegis: A Single-Chip Secure Processor

Abstract: Trust in remote interaction is a fundamental challenge in distributed computing environments. To obtain a remote party's trust, computing systems must be able to guarantee the privacy of intellectual property and the integrity of program execution. Unfortunately, traditional platforms cannot provide such guarantees under physical threats that exist in distributed environments.The AEGIS secure processor enables a physically secure computing platform to be built with a main processor as the only trusted hardware… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
73
0
2

Year Published

2009
2009
2021
2021

Publication Types

Select...
3
3
2

Relationship

2
6

Authors

Journals

citations
Cited by 161 publications
(75 citation statements)
references
References 17 publications
0
73
0
2
Order By: Relevance
“…Lightweight ECC has an implementation complexity that is estimated to be 75% smaller than the two-stage scheme published in [21] (secure based on i.i.d. PUF output assumption) and an estimated 98% smaller than the single-stage scheme published in [18] (secure based on Dodis' framework). The results are summarized in Table 1 below.…”
Section: Implementation Complexitymentioning
confidence: 93%
See 1 more Smart Citation
“…Lightweight ECC has an implementation complexity that is estimated to be 75% smaller than the two-stage scheme published in [21] (secure based on i.i.d. PUF output assumption) and an estimated 98% smaller than the single-stage scheme published in [18] (secure based on Dodis' framework). The results are summarized in Table 1 below.…”
Section: Implementation Complexitymentioning
confidence: 93%
“…It achieves a 75% reduction in ECC complexity compared to [21] and achieves a PUF complexity of 5 (using ten 64-sum PUFs, see Figure 1 for a description of k-sum PUFs) to as little as 1 (using two 64-sum PUFs); this is a 4x to 20x improvement. The PUF complexity reduction derives from a machine-learningbased security argument that each additional syndrome bit does not require a linear increase in the number of PUF elements (e.g., disjoint oscillator pair [18] [21] or a memory cell [1] [12] [7] [17] [8]) but instead relies on assumptions on what cannot be learned about a challengeable physical system.…”
Section: Introductionmentioning
confidence: 99%
“…The work employed 2D Hamming codes for error correction. Later, a more realistic use of Bose-Chaudhuri-Hochquenghen (BCH) codes for error correction on PUF responses was proposed [9], [20]; however, the implementation cost and hardware overhead of this code is very high.…”
Section: B Error Correctionmentioning
confidence: 99%
“…In conventional usage of a PUF as a key generator, only a fixed number of secret bits need to be generated from the PUF. These bits can be used as symmetric key bits or used as a random seed to generate a public/private key pair in a secure processor [9]. However, in order for the PUF outputs to be usable in cryptographic applications, the noisy bits need to be error corrected, with the aid of helper bits, commonly referred to as a syndrome.…”
Section: Introductionmentioning
confidence: 99%
“…This fact leads to the idea of accumulatively changing/evolving the hash function as a part of the device personality and keep tracing its evolution generations. The same identification technique is used for PUF-based identification [1][2][3] with the difference that the secret seed key and the hash mapping are unchangeable as they are physically inherent unknown intrinsic mappings. Identification using PUFs is actually the ultimate solution if the inherent properties are consistently reproducible (i.e.…”
Section: Authentication Using a Secret Hash Functionsmentioning
confidence: 99%